	L#	Hits	Search Text	DBs
1	L1	6228	(operation instruction command) near20 ((issu\$3 dispatch\$3 schedul\$3 register) near10 (port slot))	USPAT; US-PGPUB
2	L2	246	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 1	USPAT; US-PGPUB
3	L3	556	(long compound) adj2 instruction and 1	USPAT; US-PGPUB
4	L4	154275	(issu\$3 dispatch\$3 schedul\$3 (port slot)).ab,ti.	USPAT; US-PGPUB
5	L6	185	3 and 4	USPAT; US-PGPUB
6	L7	15	2 and 6	USPAT; US-PGPUB

F I C. 59

				u#
:	:	:	:	:
:	:	:	:	:
				l#
				0#
INSTRUCTION	DISP	ADDRESS	QΠΑV	

L I C. 60

:	:	:	:	u# :
				L#
				0#
INSTRUCTION	MODE	ADDRESS	ΠΙΑΛ	

L I C' e1

] u#
:	:	:	:	:] :
<u> </u>	:	:	:	:	l :
					l#
					0#
INSTRUCTION	MODE	חוטר	VDDVE22	ADV	1 0#
INSTRUCTION	MODE	4210	ADDRESS	UDAV	4

	Docum ent ID	U	Title	Current OR
1	US 20040 01063 5 A1		An architecture and related methods facilitating secure port bypass circuit settings	710/1
2	US 20040 00756 2 A1	⊠	Welding parameters setting method for a resistance welder controll apparatus	219/86. 41
3	US 20040 00321 2 A1	Ø	Data processor	712/229
4	US 20030 23695 3 A1	⊠	System and method for providing multi-initiator capability to an ATA drive	711/151
5	US 20030 23695 2 A1	⊠	System and method for providing multi-initiator capability to an ATA drive	711/151
6	US 20030 21284 1 A1		Method and apparatus of controlling an operational mode of a USB device	710/62
7	US 20030 20251 7 A1	⊠	Apparatus for controlling packet output	370/395 .4
8	US 20030 15398 8 A1	⊠	Highly versatile process control system controller	700/19
9	US 20030 12623 3 A1	⊠	Content service aggregation system	709/219
10	US 20030 11034 4 A1	☒	Communications systems, apparatus and methods	711/100
11	US 20030 10930 7 A1	Ø	Method and apparatus for communicating with a player of a networked gaming device	463/41
12	US 20030 08847 9 A1	×	Online scheduling system	705/26
13	US 20030 04383 6 A1	×	Cross-bar switch with sink port accepting multiple packets	370/424
14	US 20030 04383 5 A1	☒	Cross-bar switch with explicit multicast support	370/424
15	US 20030 04382 9 A1	Ø	Cross-bar switch employing a multiple entry point FIFO	370/412
16	US 20030 04381 8 A1	×	Cross-bar switch with bandwidth allocation	
17	US 20030 04381 7 A1	×	Cross-bar switch supporting implicit multicast addressing	370/395 .31

situation where the instruction break generation condition is satisfied, when the condition of the designated conditions in satisfied, a break-interrupt occurs. When the condition of the designated conditional instruction is not satisfied, or the designated short instruction is an unconditional instruction, a break-interrupt can be inhibited.

To implement determination of the condition of a conditional instruction by the function of software, unlike the 13th embodiment in which the determination is done by the hardware mechanism of the parallel processor, a flow chart shown in FIG. 52 is used. Referring to FIG. 52, in step S35, it is determined whether a variable-length instruction word basis of this determination result, it is determined in step S36 basis of this determination result, it is determined in step S36 whether the variable-length instruction word contains a conditional instruction.

When basic instructions forming the breakpoint target instruction word contain only unconditional instructions, the flow jumps to step S10. When a conditional instruction is conditional instruction is step S37 by referring to the condition register S1 whether the condition of the conditions instruction contained in the breakpoint target instruction word is satisfied. In step S8, it is determined whether the condition of the conditional instruction is satisfied. In step S8, it is determined whether the condition of the conditional instruction is satisfied. Processing in the remaining steps is instruction is satisfied. Processing in the remaining steps is

In this case, when the basic instructions forming the variable-length instruction word include a conditional instruction, a break-interrupt can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More specifically, in a situation where the instruction break generation condition is satisfied, when the condition of the conditional instruction is satisfied for any one of the basic instructions, a break-interrupt occurs. When the condition of the conditional instruction is not satisfied for any one of the basic instructions, or all the basic instructions are uncondition of the basic instructions, or all the basic instructions are unconditional instructions, or all the basic instructions are unconditional instructions, or all the basic instructions.

To implement determination of the condition of a condition of a condition of a condition of software, unlike the 14th embodiment in which the determination is done by the hardware mechanism of the parallel processor, a flow chart shown in FIG. 53 is used. Referring to FIG. 53, in step 545, it is determined whether a basic instruction of interest in as a breakpoint target is a conditional instruction word sea a breakpoint target is a conditional instruction. In step 546, it is determined whether the basic instruction of interest in as a conditional instruction of interest in sea a conditional instruction. In step 546, it is determined whether the basic instruction of interest in a conditional instruction.

The basic instruction in the variable-length instruction 50 word is specified using a breakpoint table shown in FIG. 51.

In this breakpoint table, a column "DISP" holds displacement information from the head portion of the variable-length instructions forming the variable-length instruction word as a breakpoint target. One of the basic instructions forming the displacement information together with the instruction break address held in the column "ADDRESS".

If it is determined in step S46 that the basic instruction of interest is not a conditional instruction, the flow jumps to step S10. If the basic instruction is a conditional instruction, the flow advances to step S47. It is determined in step S47 by referring to the condition register 51 whether the conditional instruction of interest in the breaktion of the conditional instruction word is satisfied. In step S8, it is point target instruction word is satisfied. In step S8, it is determined whether the condition of the conditional instruction is satisfied. Processing in the remaining steps is the same as described above.

unlike the 11th embodiment in which the determination is done by the hardware mechanism in the VLIW type processor, a flow chart shown in FIG. 49 is used. Referring to FIG. 49, in step S15, it is determined whether the long instruction word as a breakpoint target includes a short instruction formed from a conditional instruction. On the basis of the determination result, it is determined in step S16 whether the long instruction word as a breakpoint target contains a conditional instruction.

When short instructions forming the long instruction ¹⁰ word contain only unconditional instructions, the flow jumps to step \$10. When a conditional instruction is step \$17. It is determined in contained, the flow advances to step \$17. It is determined in the condition of the conditional instruction contained in the long 15 instruction word as a breakpoint target is satisfied. In step 58, it is determined whether the condition of the conditional instruction is satisfied. Processing in the remaining, steps is instruction is satisfied. Processing in the remaining, steps is instruction is satisfied. Processing in the remaining, steps is instruction is satisfied. Processing in the remaining, steps is

In this case, when the short instructions forming the long instruction word include a conditional instruction, a breakinterupy can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More estation condition is eatisfied, when the condition of the conditional instruction is assisfied for any one of the short instructions, a break-interupt occurs. When the condition of the conditional instruction is not satisfied for none of the short instructions, a break-interupt occurs. When the condition of the conditional instructions, as the short instructions are unconditional instructions, as break-interupt can be imbibited.

To implement determination of the condition of a condition of subtrough instruction by the function of software, unlike the 12th embodiment in which the determination is done by the hardware mechanism of the VLIW type processor, a flow chart shown in FIG. 50 is used. Referring to FIG. 50, in step 525, it is determined whether a short instruction of interest in subort instructions forming a long instruction of interest breakpoint target is a conditional instruction. In step 526, it is determined whether the short instruction. In step 526, it is determined whether the short instruction of interest is a conditional instruction.

The short instruction in the long instruction word is specified using the breakpoint table held in the instruction execution 30. More specifically, the breakpoint table has the construction shown in FIG. 51. A column "DISP" is added to the breakpoint table shown in FIG. 48. The column to not be breakpoint table shown in FIG. 48. The column to not he long instruction word as a breakpoint target. One of the long instructions forming the long instructions word is specified using the displacement information together with the instruction break address held in the column the instruction break address held in the column "ADDRESS".

If it is determined in step \$26 that the short instruction of interest is not a conditional instruction, the flow jumps to step \$10. If the short instruction is a conditional instruction, the flow advances to step \$27. It is determined in step \$27 by referring to the condition register \$1 whether the condition togical instruction of the conditional instruction of interest in the long instruction word as a breakpoint target is satisfied. In step \$8, it is determined whether the conditional instruction is astisfied. Processing in the remaining steps is instruction is satisfied. Processing in the remaining steps is the same as described above.

In this case, one of the short instructions forming the long instruction word is specified, and it is determined whether the conditional instruction is satisfied. A break-interrupt can be controlled in accordance with whether the condition is satisfied. More specifically, in a

	Docum ent ID	υ	Title	Current OR
18	US 20030 04381 2 A1	Ø	Cross-bar switch incorporating a sink port with retry capability	370/395 .4
19	US 20030 04379 7 A1	⊠	Cross-bar switch	370/389
20	US 20030 04377 1 A1	Ø	CONNECTION ESTABLISHMENT METHOD, COMMUNICATION METHOD, STATE CHANGE TRANSMISSION METHOD, STATE CHANGING METHOD WIRELESS APPARATUS, WIRELESS DEVICE, AND COMPUTER	370/338
21	US 20030 02123 0 A1	⊠	Switch fabric with bandwidth efficient flow control	370/230
22-	US 20030 00253 7 A1	×	Method and apparatus for controlling the timing of a communication device	370/503
23	US 20020 16952 1 A1	⊠	AUTOMATED DATA STORAGE LIBRARY WITH MULTIPURPOSE SLOTS PROVIDING USER-SELECTED CONTROL PATH TO SHARED ROBOTIC DEVICE	700/245
24	US 20020 15938 5 A1	⋈	Link level packet flow control mechanism	370/229
25	US 20020 14404 8 A1	⊠	Data storage media library with scalable throughput rate for data routing and protocol conversion	711/4
26	US 20020 13883 4 A1	☒	System and method for displaying advertising in an interactive program guide	725/42
27 •	US 20020 11214 2 A1	⊠	IMPLEMENTATION OF A CONDITIONAL MOVE INSTRUCTION IN AN OUT-OF-ORDER PROCESSOR	712/8
28	US 20020 08330 4 A1	Ø	Rename finish conflict detection and recovery	712/218
29.	US 20010 02753 8 A1	☒	Computer register watch	714/28
30	US 20010 01690 1 A1	⊠	Communicating instruction results in processors and compiling methods for processors	712/217
31	US 66580 02 B1	Ø	Logical operation unit for packet processing	370/392
32	US 66512 47 B1	☒	Method, apparatus, and product for optimizing compiler with rotating register assignment to modulo scheduled code in SSA form	717/161
33	US 66474 33 B1	☒	Architecture and related methods facilitating secure port bypass circuit settings	710/5
34	US 66037 44 B2	☒	Connection establishment method, communication method, state change transmission method, state changing method, wireless apparatus, wireless device, and computer	370/310
35	US 65913 22 B1	☒	Method and apparatus for connecting single master devices to a multimaster wired-and bus environment	710/110
36	US 65222 74 B1	☒	Use of pointers to enhance flexibility of serial port interface for an integrated circuit with programmable components	341/141

whether the instruction break generation condition is satisconditional instruction is satisfied and in accordance with s controlled independently of whether the condition of the tion break mode is designated, a break-interrupt can be tional instruction are satisfied. In addition, when the instrucbreak generation condition and the condition of the condibe controlled in accordance with whether the instruction

FIGS. 32 and 33 can also be implemented by the function of processor described in each of the embodiments shown in corresponding to each determination section of the parallel embodiments shown in FIGS. 30 and 31 or processing tion of the VLIW type processor described in each of the ware. Processing corresponding to each determination secshown in FIG. 29 is implemented by the function of soft-10 ing to each determination section of the scalar processing In the example shown in FIG. 54, processing correspond-

processing in step's S45 to S47 shown in FIG. 53. by processing in steps S35 to S37 shown in FIG. 52 or ing in steps S5 to S7 in the flow chart of FIG. 54 is replaced 20. To apply the function to the parallel processor, processin FIG. 49 or processing in steps S25 to S27 shown in FIG. FIG. 54 is replaced by processing in steps S15 to S17 shown processor, processing in steps SS to S7 in the flow chart of For example, to apply the function to the VLIW type

in FIG. 53, a breakpoint table shown in FIG. 56 must be in steps \$25 to \$27 shown in FIG. 50 or in steps \$45 to \$47 However, when the processing is replaced by processing

20th Embodiment

The 20th embodiment of the present invention will be

40 has the same construction as in FIG. 48. same processing contents as in FIG. 47. The breakpoint table FIG. 57, the same step numbers as in FIG. 47 denote the of an interrupt handler according to the 20th embodiment. In FIG. 57 is a flow chart showing the processing procedure 35 described next with reference to drawings.

word is an unconditional instruction. satisfied but also when the breakpoint target instruction only when the condition of a conditional instruction is embodiment, a function of generating a break-interrupt not 45 shown in the flow chart of FIG. 57. More specifically in this 16th embodiment, is performed by the function of software is done by the hardware mechanism in the processor of the mination of the condition of a conditional instruction, which In the 20th embodiment, interrupt control based on deter-

execute processing for the instruction break. conditional instruction, the flow advances to step S9 to So that the breakpoint target instruction word is not a ss ment shown in FIG. 57, even when it is determined in step instruction break in step S9. However, in the 20th embodijumps to step \$10 without performing processing for the word is not a conditional instruction, the tlow immediately determined in step S6 that the breakpoint target instruction In the 18th embodiment shown in FIG. 47, if it is

occurs. If the breakpoint target instruction word is a condiditional instruction, a break-interrupt unconditionally 65 tion. If the breakpoint target instruction word is an unconpreakpoint target instruction word is a conditional instructhe condition is satisfied, it is also determined whether the mined by each of determination sections 25.0 to 25.7. When tion break address and the flag value is satisfied is deter-60 instruction break generation condition related to the instruc-As described above, in the 20th embodiment, whether the

> tional instruction, a break-interrupt can be inhibited. satisfied, or the designated basic instruction is an uncondicondition of the designated conditional instruction is not instruction is satisfied, a break-interrupt occurs. When the is satisfied, when the condition of the designated conditional a situation where the instruction break generation condition with whether the condition is satisfied. More specifically, in satisfied. A break-interrupt can be controlled in accordance mined whether the condition of the conditional instruction is variable-length instruction word is specified, and it is deter-In this case, one of the basic instructions forming the

19th Embodiment

described next with reference to drawings. The 19th embodiment of the present invention will be

same processing contents as in FIG. 47. FIG. 54, the same step numbers as in FIG. 47 denote the of an interrupt handler according to the 19th embodiment. In FIG. 54 is a flow chart showing the processing procedure

satisfied is used. condition and the condition of the conditional instruction are break occurs when both the instruction break generation conditional instruction break mode in which an instruction instruction break generation condition is satisfied and a break mode in which an instruction break occurs when the embodiment, a function of switching between an instruction shown in the flow chart of FIG. 54. More specifically, in this 15th embodiment, is performed by the function of software is done by the hardware mechanism in the processor of the mination of the condition of a conditional instruction, which In the 19th embodiment, interrupt control based on deter-

preak mode. mode, while the value "1" means the conditional instruction mode information, the value "0" means the instruction break break mode or conditional instruction break mode. In the column "MODE" holds mode information on instruction is added to the breakpoint table shown in FIG. 48. The has the construction shown in FIG. 55. A column "MODE" The breakpoint table according to the 19th embodiment

conditional instruction break mode is set for the entry. shown in FIG. 55 whether the instruction break mode or the step S12, it is determined by looking up the breakpoint table table shown in FIG. 55, the flow advances to step S12. In break-interrupt generation address is found in the breakpoint determined in step S3 that an entry corresponding to the Referring to FIG. 54, in this embodiment, when it is

described above with reference to FIG. 47. satisfied. Processing in the remaining steps is the same as only when the condition of the conditional instruction is also to step \$5 because this mode generates a break-interrupt conditional instruction break mode is set, the flow advances the instruction break generation condition is satisfied. If the $\,$ 50 piesk because this mode generates a break-interrupt when advances to step 59 to execute processing for the instruction If the instruction break mode is set, the flow immediately

conditions are satisfied, a break-interrupt actually occurs. the conditional instruction is satisfied. Only when both software of the interrupt handler whether the condition of conditional instruction break mode, it is also determined by tion condition is satisfied, a break-interrupt occurs. In the instruction break mode, when the instruction break generamined by each of determination sections 25.0 to 25.7. In the tion break address and the flag value is satisfied is deterinstruction break generation condition related to the instruc-As described above, in the 19th embodiment, whether the

instruction break, mode is designated, a break-interrupt can Thus, like in the 15th embodiment, when the conditional

	Docum ent ID	υ	Title	Current OR
37	US 64899 33 B1	☒	Display controller with motion picture display function, computer system, and motion picture display control method	345/1.1
38	US 64874 74 B1	☒	Automated data storage library with multipurpose slots providing user-selected control path to shared robotic device	700/245
39	US 64800 97 B1	⊠	Security control for personal computer	340/5.8
40	US 64601 29 B1	⊠	Pipeline operation method and pipeline operation device to interlock the translation of instructions based on the operation of a non-pipeline operation unit	712/31
41	US 64497 13 B1	☒	Implementation of a conditional move instruction in an out-of-order processor	712/234
42 	US 64251 00 B1	⋈	Snoopy test access port architecture for electronic circuits including embedded core with built-in test access port	714/724
43	US 64047 07 B1	⊠	Storage apparatus using removable media and its read/write control method	369/30. 06
44	US 63817 17 B1	⊠	Snoopy test access port architecture for electronic circuits including embedded core having test access port with instruction driven wake-up	714/724
45	US 63780 90 B1	×	Hierarchical test access port architecture for electronic circuits including embedded core having built-in test access port	714/724
46	US 63361 82 B1	Ø	System and method for utilizing a conditional split for aligning internal operation (IOPs) for dispatch	712/204
47	US . 63339 16 B1	Ø	Wireless communication system, apparatus, and method to communicate using a plurality of communication slots in time division multiple access technique	370/225
48	US 63143 30 B1	×	Single-chip audio system power reduction circuitry and methods	700/94
49	US 63013 66 B1	Ø	Single-chip audio system mixing circuitry and methods	381/119
50	US 62894 18 B1	×	Address pipelined stack caching method	711/132
51	US 62726 24 B1	⊠	Method and apparatus for predicting multiple conditional branches	712/239
52	US 62416 45 B1	⊠	Method and apparatus for changing operating modules	483/1
53	US 62366 43 B1	☒	Multiport data switch having variable maximum packet length	370/254
54	US 62014 92 B1	☒	Techniques for converting a plurality of channels continuously in an A/D converter	341/155
55	US 61674 88 A	Ø	Stack caching circuit with overflow/underflow unit	711/132
56	US 61382 40 A	☒	Secure general purpose input/output pins for protecting computer system resources	713/202
57	US 61311 44 A	×	Stack caching method with overflow/underflow control using pointers	711/132
58	US 60927 98 A	×	Ticket issuing apparatus	270/52. 12
59	US 60473 51 A	Ø	Jitter free instruction execution	710/266

break because this mode generates a break-interrupt when the instruction break generation condition is satisfied. If the conditional instruction break mode is set, the flow advances to step \$5\$ because this mode generates a break-interrupt only when the condition of the conditional instruction is also satisfied.

It is determined in step \$5 whether the breakpoint target instruction word is a conditional instruction, and then it is determined in step \$6 whether the instruction word is a conditional instruction. If the breakpoint target instruction word is not a conditional instruction, the flow advances to step \$90 to execute processing for the instruction break. If the instruction, the flow advances to step \$70 to perform the subsequent part of processing. Processing in the remaining steps is the same as described above in FIG. \$4.

As described above, according to the 21st embodiment, when the conditional instruction break mode is designated, a break-interrupt can be controlled in accordance with whether the instruction break generation condition are satisfied.

Additionally, when the instruction are satisfied a break-interrupt can be controlled independently of whether the condition of the conditional instruction is adisafted and in a break-interrupt can be controlled independently of whether the condition of the conditional instruction is satisfied and in condition is satisfied.

Furthermore, when the conditional instruction break mode is designated, and the supplied instruction word is a conditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break generation as an accordance with whether the instruction word is a staisfied. Also, even when the supplied instruction word is an unconditional instruction, a break-interrupt can be controlled in accordance with whether the instruction break to like the instruction break to controlled in accordance with whether the instruction break to condition condition is satisfied.

In the example shown in FIG. 58, processing corresponding to each determination section of the scalar processing shown in FIG. 41 is implemented by the function of software. Processing corresponding to each determination section of the VLIW type processor described in each of the embodiments shown in FIGS. 42 and 43 or processing corresponding to each determination section of the parallel processor described in each of the embodiments shown in FIGS. 44 and 45 can also be implemented by the function of the parallel processor described in each of the embodiments shown in processor described in each of the embodiments shown in processor described in each of the implemented by the function of speciments.

For example, to apply the function to the VLJW type processor, processing in steps \$5 to \$7 in the flow chart of FIG. 58 is replaced by processing in steps \$25 to \$27 shown in FIG. 50. To apply the function to the parallel processor, processing in steps \$5 to \$7 shown in FIG. 58 is replaced by processing in steps \$35 to \$37 shown in FIG. 52 or processing in steps \$45 to \$47 shown in FIG. 52 or processing in steps \$45 to \$47 shown in FIG. 52 or processing in steps \$45 to \$47 shown in FIG. 52.

However, when the processing is replaced by processing is steps SA5 to SA7 in steps SA5 to SA7 a breakpoint table shown in FIG. 56 must be in FIG. 53, a breakpoint table shown in FIG. 56 must be

22nd Embodiment

The 22nd embodiment of the present invention will be described next with reference to drawings.

In the 18th to 21st embodiments, an application to a so-called instruction breakpoint function has been described, in which the address of an instruction requesting an interrupt to is set in a register, and a break-interrupt is generated when the instruction break address set, in this register matches the address of the actually executed instruction.

tional instruction, it is further determined by software of the interrupt handler whether the condition of the condition is satisfied, a break-interrupt actually occurs.

Thus, like in the 16th embodiment, when the supplied 5 instruction word is a conditional instruction, a breakingtenpt can be controlled in accordance with whether the instruction heak generation conditional instruction are satisfied. Even when the break-interrupt can be controlled in accordance with break-interrupt can be controlled in accordance with 10th and 10th and

In the example shown in FIG. 57, processing corresponding to each determination section of the scalar processing shown in FIG. 35 is implemented by the function of software. Processing corresponding to each determination section of the VLIW type processor described in each of the embodiments shown in FIGS. 36 and 37 or processing corresponding to each determination section of the parallel processor described in each of the embodiments shown in PIGS. 38 and 39 can also be implemented by the function of software.

For example, to apply the function to the VLIW type processor, processing in steps 55 to 57 in the flow chart of FIG. 57 is replaced by processing in steps 515 to 517 shown in FIG. 49 or processing in steps 525 to 527 shown in FIG. 50. To apply the function to the parallel processor, processing in steps 55 to 57 in the flow chart of FIG. 57 is replaced by processing in steps 535 to 547 shown in FIG. 52 or processing in steps 545 to 547 shown in FIG. 52 or

However, when the processing is replaced by processing an unconditional instruction, a bin steps 525 to 527 shown in FIG. 50 or in steps 545 to 547 to 547 in FIG. 53, a breakpoint table shown in FIG. 51 need be

21st Embodiment

The 21st embodiment of the present invention will be described next with reference to drawings.

FIG. 58 is a flow chart showing the processing procedure of an interrupt handler according to the 21st embodiment. In FIG. 58, the same step numbers as in FIG. 54, denote the same processing contents as in FIG. 54. The breakpoint table has the same construction as in FIG. 55.

In the 21st embodiment, the 19th embodiment and 20th embodiment are combined. More specifically, in this embodiment, a function of switching between an instruction break mode in which an instruction break cocurs when the instruction break generation conditions is satisfied and a conditional instruction break mode in which an instruction break cocurs when both the instruction break generation of the conditional instruction are condition and the condition of the condition are satisfied is used. In addition, a function of generating a break-interrupt not only when the condition of a conditional instruction is satisfied but also when the breakpoint target instruction word is an unconditional instruction word is an unconditional instruction.

Referring to FIG. 58, when it is determined in step 53 that an entry corresponding to the break-interrupt generation 60 address is found in the breakpoint table shown in FIG. 55, the flow advances to step 512. In step 512, it is determined by looking up the breakpoint table shown in FIG. 55 whether the instruction break mode or the conditional instruction break mode is set for the entry.

If the instruction break mode is set, the flow immediately advances to step 59 to execute processing for the instruction

	Docum ent ID	ט	Title	Current OR
60	US 60424 78 A	Ø		463/44
61	US 60094 74 A	☒	Method and apparatus for re-assigning network addresses to network servers by re-configuring a client host connected thereto	709/245
62	US 59631 42 A	☒	Security control for personal computer	340/5.7 4
63	US 59462 62 A	⋈	RAM having multiple ports sharing common memory locations	365/230 .05
64	US 59283 39 A	Ø	DMA-transferring stream data apparatus between a memory and ports where a command list includes size and start address of data stored in the memory	710/26
65	US 59238 97 A	⊠	System for adapter with status and command registers to provide status information to operating system and processor operative to write eject command to command register	710/5
66	US 59013 16 A	⋈	Float register spill cache method, system, and computer program product	717/158
67	US 58782 67 A	⊠	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
68	US 58570 87 A	☒	Method of handshaking in a data communications bus	710/305
69	US 58548 41 A	⊠	Communication system	713/152
70	US 58527 41 A	×	VLIW processor which processes compressed instruction format	712/24
71	US 58505 42 A	☒	Microprocessor instruction hedge-fetching in a multiprediction branch environment	712/235
72	US 58389 44 A	×	System for storing processor register data after a mispredicted branch	712/218
73	US RE359 34 E	⊠	Semiconductor memory device synchronous with external clock signal for outputting data bits through a small number of data lines	365/189 .05
74	US 58260 54 A	\boxtimes	Compressed Instruction format for use in a VLIW processor	712/213
75	US 58156 96 A	☒	Pipeline processor including interrupt control system for accurately perform interrupt processing even applied to VLIW and delay branch instruction in delay slot	712/233
76	US 58092 94 A	Ø	Parallel processing unit which processes branch instructions without decreased performance when a branch is taken	712/233
77	US 58092 58 A	☒	Bus with high gross data transfer rate	710/107
78	US 58023 92 A	⊠	System for transferring 32-bit double word IDE data sequentially without an intervening instruction by automatically incrementing I/O port address and translating incremented address	710/4
79	US 57873 02 A	⊠	Software for producing instructions in a compressed format for a VLIW processor	712/24
80	US 57686 27 A	Ø	External parallel-port device using a timer to measure and adjust data transfer rate	710/60
81	US 57178 81 A	☒	Data processing system for processing one and two parcel instructions	712/205

the function expansion board or function expansion unit of partially executing processing of the supplied program by described embodiments are implemented by entirely or running on the computer, or the functions of the above-(Operating System) or another application software program implemented by the program cooperating with the OS the functions of the above-described embodiments are rated in the embodiments of the present invention even when

forms without departing from the spirit and scope thereof. That is, the present invention may be embodied in various allow limited interpretation of the technical scope thereof. examples for practice of the present invention and do not The above-described embodiments are merely detailed

apparatus comprising: normal interrupt and a function of break-interrupt, said I. An interrupt control apparatus having a function of What is claimed is:

of a normal interrupt, operation information of a proa first information holding section for holding, at the time

time of a break-interrupt, operation information of said a second information holding section for holding, at the cessor before said normal interrupt;

pe berformed in returning from an interrupt operation; or a return operation from a break-interrupt state is to whether a return operation from a normal interrupt state a return operation specifying section for specifying processor before said break-interrupt;

an interrupt operation state to a state before the interand thereby returning the state of said processor from specified by said return operation specifying section, holding section in accordance with operation contents operation information held in said second information mation held in said first information holding section or an interrupt return section for re-setting operation infor-

before the break-interrupt, to which said processor is to 40 information holding section holds an instruction address 2. An apparatus according to claim I, wherein said second

information holding section further holds the processor state 3. An apparatus according to claim 2, wherein said second return from the break-interrupt operation state.

4. An apparatus according to claim 2, wherein said second 45 before the break-interrupt.

break-interrupt. information holding section further holds a factor of the

accordance with a value described in an operand of an operation specifying section specifies the return operation in 7. An apparatus according to claim I, wherein said return using flag information which is set at the time of interrupt operation specifying section specifies the return operation 6. An apparatus according to claim I, wherein said return before the break-interrupt and a factor of the break-interrupt. the switching function (MODE) between the instruction 50 information holding section further holds the processor state 5. An apparatus according to claim 2, wherein said second

accordance with contents of an instruction field of an operation specifying section specifies the return operation in 8. An apparatus according to claim 1, wherein said return interrupt return instruction.

first information holding section; mation of a processor before said normal interrupt in a when a normal interrupt occurs, holding operation infor-9. An interrupt control method comprising the steps of: interrupt return instruction.

> sequential execution of the program. the replaced breakpoint instruction is executed during tion for an interrupt, and a break-interrupt is generated when bosition in a processor is replaced with a breakpoint instrucdescribed, in which an instruction designated at an arbitrary cation to a so-called software breakpoint function will be In the 22nd embodiment to be described below, an appli-

tion fetch section 20 by an instruction execution section 30, plied in executing an instruction supplied from an instruc-Referring to FIG. 4, when a breakpoint instruction is supware break scheme is the same as that shown in FIG. 4. 10 processing system (processor) for implementing the soft-In the 22nd embodiment, the overall construction of a data

section 40 reads out an instruction address 73 at the time of the instruction execution section 30, the interrupt control When receiving the interrupt notification signal 82 from interrupt notification signal 82. control section 40 of the software break-interrupt using an 15 the instruction execution section 30 notifies an interrupt

from the user state to the supervisor state. in accordance with the interrupt. Thus, the processor transits present state register 54, the processor state that has transited interrupt in a previous state register 53 and writes, in a control section 40 also writes the processor state before the section 20 and set in the program counter 21. The interrupt 25 a conditional instruction is supplied to the instruction fetch 66 of the interrupt handler for determining the condition of address register 52 of a register section 50. A start address section 20 and writes the instruction address 73 in a return interrupt from a program counter 21 of the instruction fetch 20

chart shown in FIG. 47, 49, 50, 52, 53, 54, 57, or 58. set in the program counter 21, in accordance with the flow from the start address 66 of the interrupt handler, which is executes processing of the interrupt handler sequentially The processor that has transited to the supervisor state

instruction break-interrupt but return processing from a performed. In step SII, not return processing from an an instruction break but processing for a software break is software break is performed. In step 59, not processing for invalid instruction break but error processing for an invalid In these flow charts, in step S4, not error processing for an

variable-length instruction word of a parallel processor, or long instruction word of a VLIW type processor or a displacement information (DISP) from the bead portion; of a 61 is used in accordance with the presence/absence of one of the breakpoint tables shown in FIGS. 5, 59, 60, and As a breakpoint table used in these processing operations, software break-interrupt is performed.

described in the 18th to 22nd embodiments can be obtained. In the 22nd embodiment as well, the same effects as break mode and the conditional instruction break mode.

nonvolatile memory card may be used. hard disk, a magnetic tape, an optical magnetic disk, or a recording the program, not a CD-ROM but a floppy disk, a computer to load the program. As a recording medium for recording medium such as a CD-ROM and causing the 60 causing the computer to execute the above functions on a apparatus can be implemented by recording a program for running a program stored in the RAM or ROM. Hence, the RAM, or a ROM of a computer and can be implemented by described embodiments is constructed by a CPU, a MPU, a 55 and shows whether the interrupt is the break-interrupt or not. The interrupt control apparatus of each of the above-

execute the supplied program. Such a program is meorponot always be implemented by causing the computer to The functions of the above-described embodiments need 65

	Pocum ent ID	σ	Title	Current OR
82	US 57064 90 A	☒	Method of processing conditional branch instructions in scalar/vector processor	712/234
83	US 56945 64 A	☒	Data processing system a method for performing register renaming having back-up capability	712/216
84	US 56894 84 A	×	Auto-changer and method with an optical scanner which distinguishes title information from other information	369/30. 3
85	US 56780 16 A	Ø	Processor and method for managing execution of an instruction which determine subsequent to dispatch if an instruction is subject to serialization	712/216
86	US 56401 94 A	⊠	Method of multiplexed data reading and visual search suitable for video-on-demand system	725/92
87	US 56279 82 A	⊠	Apparatus for simultaneously scheduling instructions from plural instruction stream into plural instruction executions units	712/206
88	US 56153 31 A	☒	System and method for debugging a computing system	714/9
89	US 56131 35 A	⊠	Portable computer having dedicated register group and peripheral controller bus between system bus and peripheral controller	710/62
90	US 55634 96 A	Ø	Battery monitoring and charging control unit	320/128
91	US 55465 93 A	☒	Multistream instruction processor able to reduce interlocks by having a wait state for an instruction stream	712/228
92	US - 55443 11 A	×	On-chip debug port	714/40
93	US 55398 73 A	⊠	Picture storage apparatus and graphic engine apparatus	345/502
94	US 55091 30 A	×	Method and apparatus for grouping multiple instructions, issuing grouped instructions simultaneously, and executing grouped instructions in a pipelined processor	712/215
95	US 54918 25 A		Microprocessor having a functionally multiplexed input and output terminal	710/305
96	US 54918 04 A	X	Method and apparatus for automatic initialization of pluggable option cards	710/7
97	US 54715 93 A	⊠	Computer processor with an efficient means of executing many instructions simultaneously	712/235
98	US 54505 47 A	⊠	Bus interface using pending channel information stored in single circular queue for controlling channels of data transfer within multiple FIFO devices	713/600
99	US 54504 09 A	X	Multiport-multipoint digital data service	370/470
100	US 54427 70 A		Triple port cache memory	711/3
101	US 54308 51 A	⊠	Apparatus for simultaneously scheduling instruction from plural instruction streams into plural instruction execution units	712/212
102	US 54266 06 A	⊠	Semiconductor memory device synchronous with external clock signal for outputting data bits through a small number of data lines	365/185 .05
103	US 54147 12 A	☒	Method for transmitting data using a communication interface box	714/712
104	US 53752 25 A	Ø	System for emulating I/O device requests through status word locations corresponding to respective device addresses having read/write locations and status information	703/25

when a break-interrupt occurs, holding at least an instruction address before said break-interrupt, to which a processor is to return from a break-interrupt state, and setting a flag for representing whether or not said break-interrupt state is set, to said break-interrupt state;

in returning said processor from said break-interrupt state to a state before said break-interrupt, canceling said flag for representing said break-interrupt state, and restoring said instruction address which has been held.

 $12.\ A$ method according to claim 11, further comprising the steps of:

when said break-interrupt occurs, holding not only said instruction address but also the processor state before said break-interrupt, and in returning said processor from said break-interrupt state to said state before said from said break-interrupt state to said state before said

break-interrupt, restoring said processor state, which has been held.

13. A method according to claim 11, further comprising the step of:

when said break-interrupt occurs, holding not only said instruction address but also a factor of said break-interrupt

when a break-interrupt occurs, holding operation information of said processor before said break-interrupt in said first information holding section, and setting a flag said first information not the break-interrupt state is for showing whether or not the break-interrupt state is 5

set, to the break-interrupt state; and in returning said processor from the interrupt state to a state before the interrupt, selecting and restoring one of operation information in said first information holding section and operation information in asid second information holding section in accordance with a value of mation holding section in accordance with a value of

saturage.

10. An interrupt control method comprising the steps of:
when a normal interrupt occurs, holding operation information of a processor before said normal interrupt in a

first information holding section;
when a break-interrupt occurs, holding operation information of said processor before said break-interrupt in
a second information holding section different from

said first information holding section; and
in returning said processor from the interrupt state to a
state before the interrupt, selecting and restoring one of
operation information in said first information holding
section and operation information in said second information holding section in accordance with contents of

an interrupt return instruction.

II. An interrupt control method for an interrupt control apparatus having a function of normal interrupt and a function of break-interrupt, said method comprising the steps of:

	Docum ent ID	U	Title	Current OR
105	US 53634 85 A	⊠	Bus interface having single and multiple channel FIFO devices using pending channel information stored in a circular queue for transfer of information therein	710/113
106	US 53596 02 A	⊠	Multiport-multipoint digital data service 3	
107	US 53353 26 A	⊠	Multichannel FIFO device channel sequencer	710/306
108	US 53032 30 A	×	Fault tolerant communication control processor	370/458
109	US 52766 82 A	⊠	Medium access technique for LAN systems	370/443
110	US 51994 85 A	Air conditioner for motor vehicle having right, left and		165/203
111	US 51777 39 A	Ø	Multiport - multipoint digital data service	370/449
112	US 51776 79 A	⊠	Picoprocessor	712/36
113	US 51269 44 A	☒	Data processing apparatus for producing in sequence pulses having variable width at output ports	701/10
114	US 51130 93 A	☒	Semiconductor integrated circuit with multiple operation	326/16
115	US 50905 52 A	⊠	Three dimensional sorting apparatus	198/37
116	US 50880 53 A	⊠	Memory controller as for a video signal processor	345/53
117	US 50383 20 A	_. ⊠	Computer system with automatic initialization of pluggable option cards	710/10
118	US 49582 73 A	Ø	Multiprocessor system architecture with high availability	712/29
119	US 48887 41 A	×	Memory with cache register interface structure	365/23 .05
120	US 48750 54 A	Ø	Clean air hood for fluid jet printing	347/21
121	US 48687 83 A	Ø	Dynamic port reconfiguration	710/10
122	US 48273 97 A	×	Microcomputer-based spark ignition gas burner control system	700/81
123	US 48196 93 A	Ø	Fast operating bistable valve	137/62 .4
124	US 48092 61 A	Ø	Space and time switch for 22 PCM highways	370/37
125	US 47698 39 A	Ø	Method and device for the transfer of data in a data loop	370/45
126	US 47605 53 A	Ø	Terminal system configuration tracing method and apparatus	714/45
127	US 46740 83 A	⊠	Time division multiplexed switching structure for PBX	370/36

rnp

Printed by HPS Server for

Walk-Up_Printing

Printer: cpk2_2c21_gblrptr

Date: 02/19/04

Time: 13:35:36

Document Listing

Document	Selected Pages	Page Range	Copies
US006032247	22	1 - 22	1
US006381190	9	1 - 9	.1
Total (2)	31	-	-

	Docum ent ID	U	Title	Current OR
128	US 45637 36 A	Ø	Memory architecture for facilitating optimum replaceable unit (ORU) detection and diagnosis	714/42
129	US 43998 36 A		Self-contained closed-loop electrically operated valve	137/487 .5
130	US 43852 06 A	☒	ogrammable port sense and control signal preprocessor for a rentral office switching system	
131	US 43815 43 A	⊠	Controller port switch arrangement for sharing stored data among different systems	710/316
132	US 43432 18 A	Ø	Electronic musical instrument	84/625
133	US 43074 61 A	Ø	Call processor for a satellite communications controller	379/269
134	US 42118 95 A	Ø	Electronic telephone system with time division multiplexed signalling	370/384
135	US 42052 03 A	⊠	Methods and apparatus for digitally signaling sounds and tones in a PCM multiplex system	370/525
136	US 42002 24 A	☒	Method and system for isolating faults in a microprocessor and a machine controlled by the microprocessor	714/31
137	US 41569 32 A	☒	Programmable communications controller	710/3
138	US 41506 49 A	⊠	Load responsive EGR valve	123/568 .29
139	US 41081 19 A	⊠	Bottom cycle manifold for four-stroke internal combustion engines	123/315
140	US 41033 26 A	⊠	Time-slicing method and apparatus for disk drive	718/107
141	US 40914 55 A	☒	Input/output maintenance access apparatus	714/25
142	US 40902 39 A	⊠	Interval timer for use in an input/output system	713/502
143	US 40842 34 A	⊠	Cache write capacity	711/118
144	US 40842 32 A	⊠	Power confidence system	714/22
145	US 40618 80 A	Ø	Time-multiplex programmable switching apparatus	370/382
146	US 40504 32 A	⊠	Fuel injection pump and governor and timing control system therefor	123/502
147	US 40178 39 A	⊠	Input/output multiplexer security system	710/51
148	US 40064 66 A	⊠	Programmable interface apparatus and method	710/48
149	US 40004 87 A	×	Steering code generating apparatus for use in an input/output processing system	710/40
150	US 38851 03 A	☒	Automatic branch exchange using time division switching	370/378

HPS Trailer Page for

Walk-Up_Printing

UserID: rnp

Printer: cpk2_2c21_gblrptr

Summary

Document	Pages	Printed	Missed	Copies
US006032247	22	. 22	0	1
US006381190	9	9	0	1
Total (2)	31	31	0	-

	Docum ent ID	σ	Title	Current OR
151	US 38338 88 A	⊠	GENERAL PURPOSE DIGITAL PROCESSOR FOR TERMINAL DEVICES	710/1
152	US 38151 04 A	☒	INFORMATION PROCESSING SYSTEM	710/45
153	US 36298 46 A	Ø	TIME-VERSUS-LOCATION PATHFINDER FOR A TIME DIVISION SWITCH	711/167
154	US 35962 56 A		TRANSACTION COMPUTER SYSTEM HAVING MULTIPLE ACCESS STATIONS	710/45

HPS Trailer Page for

Walk-Up_Printing

UserID: h

Printer: cpk2_2c21_gblrptr

Summary

Document	Pages	Printed	Missed	Copies
US004312034	68	68	0	1
US004788655	18	18	. 0	1
US005630157	114	114	0	1
Total (3)	200	200	. 0	-

	L#	Hits	Search Text	DBs
1	Ll	7711	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	USPAT; US-PGPUB
2	L2	368	: TPPDIACS (GUDGETFUES (MODIFISS ALFAYS (CDADOS () DAAY))	USPAT; US-PGPUB
3	L3	608	(long compound) adj2 instruction and 1	USPAT; US-PGPUB
4	L4	154275	(issu\$3 dispatch\$3 schedul\$3 (port slot)).ab,ti.	USPAT; US-PGPUB
5	L8	969	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	EPO; JPO; DERWENT; IBM_TDB
6	L11	19	(long compound) adj2 instruction and 8	EPO; JPO; DERWENT; IBM_TDB
7	L9	29	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 8	EPO; JPO; DERWENT; IBM_TDB
8	L5	199	3 and 4	USPAT; US-PGPUB
9	L7	214	2 not 6	USPAT; US-PGPUB
10	L6	154	2 and 4	USPAT; US-PGPUB

h

Printed by HPS Server for

Walk-Up_Printing

Printer: cpk2_2c21_gblrptr

Date: 02/19/04

Time: 11:16:52

Document Listing

Document	Selected Pages	Page Range	Copies
US004312034	68	1 - 68	1
US004788655	18	1 - 18	1
US005630157	114	1 - 114	1
Total (3)	200	-	-

	L #	Hits	Search Text	DBs
1	Ь9	106	(operation instruction command) near10 (issue adj1 slot)	USPAT; US-PGPUB

with (LAO-2 at 0 or 1). and opens the coupler data buffer sending signal (CDPOS) generates an identifier request directed to the local interface this identifier locally after a period. In this case, the circuit the coupler card has a read only memory which furnishes In mode 0, in a nonhardwired fashion, in the case where

circuit can be used in various applications shown in FIGS. Thus, depending on the operating modes selected, this

Integrated Circuit and Applications of Such a Circuit." cation filed by Bull S.A. entitled "MCA Bus Arbitrator details on this integrated circuit (102), see the patent applibetween bus (I) and the circuits on the card. For further arbitration integrated circuit (102) which is the interface of the MCA (Micro Channel Architecture) type via a bus face disk controller card. This card is connected to a bus (1) FIG. 11 is the schematic diagram of an intelligent inter-

buffer registers (11) commanded by signals DIR, LDEN, and bus (1) via bus (41) that interfaces with this MCA bus (1) via circuit (4). Coupler circuit (4) receives the data from MCA gizk controller both to microprocessor (6) and to coupler 30 memory (5), and the other bus CD (0:7) (492) connecting the (0:7) (450) connecting coupler circuit (4) of CACHE number 7282, by two separate data buses, and one bus MD controller circuit (9) of the type marketed by NEC under controller circuit (9). Coupler circuit (4) is connected to disk posed of dynamic random access memories and a disk well as the interface between a CACHE memory (5) comcentral processing unit and a microprocessor circuit (6) as physically provides the input-output interface between the System) part of the disk interface. A coupler circuit (4) EPROM type which contains the BIOS (Basic Input/Output sent over line (623), the accesses to a memory (3) of the This circuit (102) manages, by means of signal (CSROM)

signals (WE, RASO, RASI, CASO, CASI) via link (451). card operating program, Coupler circuit (1) sends control (7), and finally with EPROM memory (8) which contains the (0:19) (674), with both coupler circuit (4) and static memory This microprocessor (6) is connected by an address bus CA and (ATN) coming from coupler circuit (4) via lines (460). (6). Microprocessor circuit (6) also receives signals (ITGA) MRQ, R/W, REFRQ) coming from microprocessor circuit coming from the disk and, via lines (640), signals (IOSTB, Coupler circuit (4) receives via line (694) the index signal transmits via control lines (42), signals (DRQ, DACK). (CSPOS, CSIO; IORD, IOWR). Circuit (2) receives or Interface circuit (2) sends, via control bus (24), signals 50 transmits signals (TC, BURST, PREEMPT, ARBA-GNT). interfaced by a buffer register (13), and receives signals ARB (0:3) via bus (210). A control bus (21) receives and Coupler interface circuit (2) transmits via bus (213), (S0, S1, MAO, DL, CMD) from MCA bus (1) to be received. through this bus (121). A control bus (120) allows signals tration circuit (102). Signals (MA, OE24, SBHE) also pass circuits (612) are commanded by signal (ADL) from arbibus (1) to interface coupler circuit (102). These buffer (612) from address bus A (0:23) (121) which connects MCA (412), addresses LA (0:15) coming through buffer circuits for the MCA bus. Coupler circuit (4) also receives, via a bus A bus (241) connects this bus (41) to interface coupler (2) the BIOS interface program to be connected with bus (41). A bus (34) also allows EPROM memory (3) containing

vis line (94), the read data signal (RNRX); via line (93), the XACK, STSD, DRDY). Likewise, this circuit (9) receives Disk controller (9) receives from disk connector (90), via

> and LHDEN; control of data buffer registers by signals DIR, LLDEN, setup of integrated POS registers (112 to 115);

> generation of read or write input-output commands with

signals LIORD and LIOWR;

this field being programmable in terms of position and decoding an input-output (IO) field by the LCSIO signal, of the BIOS extension defined by POS register (112); terms of position and size in the ROM memory space decoding a read only memory ROM field by generating signal LCSROM, this field being programmable in

management of READY channel signal (CDCHRDY) to registers (112, 114, 115); SOT and in the input-output (OI) space defined in the POS

(KDX): nous cycle higher than 300 ns with the local input obtain a synchronous cycle at 300 ns or an asynchro-

generation of CDSFDBK signal

local inputs of signals MEM816 and IO816, defining the generation of CDDS16 signal for a 16 bit field;

generating card enable signal (LCDEN). For mode 0, this POS registers (110, 117) by sending signal (LCSPOS) and For modes 0 and 2, this circuit also allows selection of width of the memory or input-output data bus.

the burst size and the arbitration level programmable in single or burst mode, authorizing a channel by defining the function of management of a DMA channel in the circuit implements:

generation of the DACK signal after participation in an register (II3);

(LL3) in mode 1. registers (112, 113, 114) in mode 2 and the POS register position and size in the system memory space by the POS (LCSRAM), this field being programmable in terms of memory RAM field decode function by furnishing signal (LMEMRD) and (LMEMWR) and the random access 35 HDEN from arbitration circuit (102). command generation functions by furnishing signals In modes I and 2, this circuit implements the memory arbitration phase following a DRQ request.

7 of the POS register (115) with local inputs (ICHCK) and generation function (CHCK) and management of bits 6 and 45 mode 1. Also, in mode 2, this circuit furnishes the signal POS register (102) in mode 2 and by POS register (113) in local interrupt line out of four interrupt levels defined by This circuit also furnishes the multiplex function of one

sending signals (OEID0) and (OEID1). selection function of the external identification registers by In addition, in modes I and 3, this circuit furnishes the

being active. ing a request (DRQ0) or (DRQ1), the fairness mode always generation function after an MCA arbitration phase followin POS register (113) and a signal (DACKO) or (DACKL) 55 with internal arbitration and programmable arbitration level of management of two DMA channels in the single mode modes I and 3 and in common to the four modes, a function Finally, in mode 3, this circuit adds to the functions of

identiler. to control the external buffer generating the coupler card signals (OEIDQ) or (OEIDI) with (LAO at 0 or 1) in order 65 lines (95), signals (CMDC, ATA, SCT, DSHL, INDEX, only memory of the PROM type, the circuit generates the hardwired identifier mode for a card containing no read commanding access to the registers in modes I, 2, and 3. In bus by decoding the POS (110) and POS (111) addresses and tion of the identifiers necessary for operation with an MCA It will be noted that this circuit allows control of genera-

	Docum ent ID	U	Title	Current OR
1	US 20040 03083 9 A1		Cache memory operation	711/137
2	US 20030 19192 8 A1	☒	Multi-way select instructions using accumulated condition codes	712/236
3	US 20030 19178 9 A1	⊠	Method and apparatus for implementing single/dual packed multi-way addition instructions having accumulation options	708/670
4	US 20030 18814 3 A1	⊠	2N- way MAX/MIN instructions using N-stage 2- way MAX/MIN blocks	712/236
5	US 20030 18814 2 A1	⊠	N-wide add-compare-select instruction	712/236
6	US 20030 18813 4 A1	☒	Combined addition/subtraction instruction with a flexible and dynamic source selection mechanism	712/221
7	US 20030 15435 8 A1		Apparatus and method for dispatching very long instruction word having variable length	712/24
8	US 20030 14996 4 A1	☒	Method of executing an interpreter program	717/138
9	US 20030 11811 4 A1	☒	Variable length decoder	375/240 .25
10	US 20030 10594 4 A1	☒	Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit	712/220
11	US 20030 07465 4 A1	⊠	Automatic instruction set architecture generation	717/161
12	US 20030 02395 9 A1	☒	General and efficient method for transforming predicated execution to static speculation	717/151
13	US 20030 00526 1 A1	☒	Method and apparatus for attaching accelerator hardware containing internal state to a processing core	712/35
14	US 20020 15699 9 A1	⊠	Mixed-mode hardware multithreading	712/228
15	US 20020 14409 2 A1	⊠	Handling of loops in processors	712/217
16	US 20020 14407 8 A1	⊠	Address translation	711/203
17	US 20020 13378 4 A1	⊠	Automatic design of VLIW processors	716/1

ehlad seathba adt of gambaoqsarroo SII) eraisigar 209 adt ni bammergorq the DMA mode on 16 bits (IO) access, memory [access], or in line is active with input-output level active output must be connected to the input of an external enable circuit (245). This High byte data enable. This low tuqtuO LHDEN 61 Low level: 16 bits High level: 8 bits bardwired and is not a dynamic memory cycles. This line is allowing or disallowing generation of signals CDDS16 and LHDEN for the determines the memory data bus width 8 or 16 bit memory. This input mqnl MEM816 81 Low level: 16 bits High level: 8 bits allow or disallow generation of agnala CDDS16 and LHDEM for the input-output cycles. This line is hardwired and not a dynamic input. Pathylicel 18 hits of the input-outputs (OI) which running of the cycle. 8 or 16 bit input-output (IO). This input determines the given bus width **91801** मधीया LΙ rising front to ensure proper status decode to be locked to its This signal allows an address or Address decode latch (or "lock"). TVD ındu 91. High level: IO cycle Low level: IO cycle write memory cycle is run. level and SO at the low level, a Thus, if M/IO and S1 are at the high function of the values of 50 and 51. memory cycle and an input-output (IO) cycle. The type of cycle, write or read, is defined as a Memory/input-output cycle. This signal makes a distinction between a mdar OIM S١ (SISVS). at low level and SO at high level or at low level and SO and SI at the same and SO at high level, write with SO its type (read with SI at low level indicate the start of a cycle and Not connected. MCA bus status bit. These lines IS OS man †I-€I ON 11-15 generated such that the MCA bus signal CDHRDY does not exceed 3 µs. low status. This signal must be cycle. The unready status is the asynchronous extension of the MCA Local bus "ready" signal for **KD**A inqui Οī connected to the connector. indicates selection of the connector for access to the POS registers товатраоп Symbol Type ишрец ūМ -социилед 6

after a won arbitration phase, data block. This line is active gate (F38) indicates transfer of a прионда вы ореа солестоя інментег signal connected to the MCA bus ModeO: BURST. This high active

MIO is authorized by command signal LCIMD. at low status, indicates an IO read.
Decoding of the S0 S1 status and of command signal LCMD.

To read strobe. This signal, active

12 02 and 10 write. Decoding of the S0 Is will be yet barical by the suitouties and of MIO is suitouties. active in the low status, indicates O write strobe. This signal,

.(CII or

TWABSLIDKE

LIORD

LIOWR

mqmO

uquo

nquo

77

ΙZ

07

	Docum ent ID	υ	Title	Current OR
18	US 20020 12091 4 A1	×	Automatic design of VLIW processors	716/17
19	US 20020 12083 1 A1	⊠	Stall control	712/219
20	US 20020 11659 8 A1	⊠	Computer instruction with instruction fetch control bits	712/207
21	US 20020 11656 7 A1	⊠	Efficient I-cache structure to support instructions crossing line boundaries	711/3
22	US 20020 09199 6 A1	⊠	Predicated execution of instructions in processors	717/124
23	US 20020 08783 0 A1	⊠	Circuit and method for instruction compression and dispersal in wide-issue processors	712/204
24	US 20020 08329 3 A1	Ø	Register file circuitry	711/203
25	US 20020 05603 6 A1	⊠	Instruction sets for processors	712/209
26	US 20020 04290 9 A1	⊠	Retargetable compiling system and method	717/149
27	US 20020 03570 5 A1	⊠	Information recording method, information recording device, and information storage medium	714/7
28	US 20010 04746 6 A1	⊠	Processors having compressed instructions and methods of compressing instructions for processors	712/226
29	US 20010 03842 2 A1	⊠	Device interconnect system using analog line	348/478
30	US 20010 03485 5 A1	⊠	Information recording method, information recording device, and information storage medium	714/7
31	US 20010 02197 2 A1	⊠	Mapping circuitry and method	712/217
32	US 20010 02026 5 A1	☒	Data processor with multi-command instruction words	712/24
33	US 20010 02026 2 A1	⊠	Information recording method, information recording device, and information storage medium	711/4
34	US 20010 02026 1 A1	×	Information recording method, information recording device, and information storage medium	711/4

This high level input indicates an arbitration phase during which the competing priority levels are presented on the MCA bots (ARBO-3). At the time of the descending from allocated to the lightest priority level, as allocated to the lightest priority long as this signal, the MCA bots is allocated to the lightest priority long as this signal is at the low long as this signal is at the low withdrawn their levels. Wo we with the level of level of the level of lev	ARBOINTO	ndul	97.
requests DRQ0 and DRQ1 in modes. Mode0 Mode3: Arbitration, ARB/GNT.	TATZERA	ındul	ıχ
Model: not used. Clock at 14,318 MHz. This clock is used for internal arbitration of	ZHIM+10	Inqui	97
writing to I of bit 7 [of] POS 115.			
could disrupt system operation. This line becomes inactive after			
appearance of a serious error that			
connected to the MCA bus through an open collector inverter, indicates			
Mode2: CHCK, channel check. This output, active at high status,	СНСК ФВ бо	tuqtuO	
request and triggers an MCA bus precupt.			•
status, indicates a DMA channel			
Modeo Mode3: DRQO, DMA request in modeo. This input, active at high	снскъкбо	ındıy	57
FCMD.	CHCKDBOO	tumal	36
Decoding of statuses S0, S1, and MIO is authorized by command signal			
status, indicates a memory read.			
strobe. This signal, active at low			
arbitration phase. Model Mode2: LMEMRD, memory read	•		
becomes inactive after a won			
indicates request of the MCA bus following a request DRQ. This line			
open collector inverter gate (F38)			
MCA. This high active signal connected to the MCA bus through an			
request. Mode0 Mode3: OPREMPT, request to	LMRDOPREMPT	mqmO	74
arbitration phase won after a DRO1			
status, indicates an input-output (IO) cycle in DMA mode after an			
I. This signal, active at low			
signal LCMD. Mode3: LDACKI, acknowledge channel			
and of MIO authorized by command			
low status, indicates memory write. Decoding of statuses 50, status 51,			
strobe. This signal, active at the	•		-
zero. Model Mode2: LMEMWR, memory write			
ts ton 2i (EII) 2091 rateigen to 7	•		
following a DRQ request if the faction of the fact of and least of and least of and least of any series of the fact of the fac			
mondare-va	100m/c	-46-	

	Docum ent ID	σ	Title	Current OR
35	US 20010 01872 7 A1	×	Information recording method, information recording device, and information storage medium	711/112
36	US 20010 01690 1 A1	⊠	Communicating instruction results in processors and compiling methods for processors	712/217
37	US 66751 92 B2	⊠	Temporary halting of thread execution until monitoring of armed events to memory location identified in working registers	718/107
38	US 66586 55 B1	⊠	Method of executing an interpreter program	717/139
39	US 66512 22 B2	☒	Automatic design of VLIW processors	716/1
40	US 66474 68 B1	☒	Method and system for optimizing translation buffer recovery after a miss operation within a multi-processor environment	711/147
41	US 66293 12 B1	☒	Programmatic synthesis of a machine description for retargeting a compiler	717/136
42	US 66292 33 B1	☒	Secondary reorder buffer microprocessor	712/218
43	US 66292 31 B1	☒	System and method for efficient register file conversion of denormal numbers between scalar and SIMD formats	712/1
44	US 65811 87 B2	☒	Automatic design of VLIW processors	716/1
45	US 65499 30 B1	⊠	Method for scheduling threads in a multithreaded processor	718/104
46	US 65264 21 B1	☒	Method of scheduling garbage collection	707/206
47	US 64937 41 B1	⊠	Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit	718/107
48	US 64907 16 B1	⊠	Automated design of processor instruction units	716/18
49	US 64809 38 B2		Efficient I-cache structure to support instructions crossing line boundaries	711/125
50	US 64635 24 B1	☒	Superscalar processor and method for incrementally issuing store instructions	712/221
51	US 64571 73 B1	×	Automatic design of VLIW instruction formats	717/149
52	US 64272 35 B1	⊠	Method and apparatus for performing prefetching at the critical section level	717/148
53	US 64218 26 B1	☒	Method and apparatus for performing prefetching at the function level	717/161
54	US 64084 28 B1	⊠	Automated design of processor systems using feedback from internal measurements of candidate systems	716/17
55	US 63857 57 B1	⊠	Auto design of VLIW processors	716/1
56	US 62894 37 B1	X	Data processing system and method for implementing an efficient out-of-order issue mechanism	712/217

chamel O. This local output, active at low atans, indicates an active at low atans, indicates an input-output (O) cycle in the DMA mode after an arbitration places won following a DRO request in Mode3. This local output, active at low status, indicates arbitration won following a DRO0 request in Mode1.			
active at the high level. Modeo Mode3: LDACKO, acknowledge	I CZKYWDKO	tuqtuO	[t
striger 209 to (TIV) V bas 6 stid ars sami seaff LaboM at (\$11)			
according to the configuration of			
multiplexer (103) which sends it to one of the 4 IT outputs (0-3)			
(8E4) or battimanan si tuqui TVII adT			•
through open inverter collectors			•
number. Interrupt lines. These 4 outputs are connected to MCA bus IRQ	•		
Model Mode2: IT (6-0) interrupt			
arbitration is won and disappear if it is lost.			
seart Theorem and ACM as request. These as a seasist and when an		•	
seed noticities as to sain saft			
bus ARB through open inverter collectors (F38) and are active at			
ADM of bette are connected to MCA	. СПЕВЯАО		
arbitration number. Bus arbitration priority level.	TILBAAO CARBAITA		
Mode0 Mode3: OARB (0-3),	ОТОВЯАО	iuqinO	01-TE
operation. Circuit test output signal.	TESTOUT	tuqtaO	36
Circuit test input signal. This in input is set the low level in	\T.071	Indul	cc
EaboM I I	LEZLIN	time!	35
i Model O Mode2			
OaboM 0 0			
IsboM OsboM	•		
These local signals indicate the operating mode of the circuit.	MODEI MODEO	mgnl	7 €-€€
data buffer commands.		_	
is used to authorize input-output (IO) and memory commands as well as			
valid on the bus. Its rising from indicates end of cycle. This signal			
one attab and tent estecibus toqui			
Command. This signal from the MCA bus is active at low status. This	гсир	mdn	35
powering on to set up the circuit.		_	•
Chamel reset. This MCA bus signal, active at high status, is used when	CHKEZEL	mdul	31
channel and inggers a preempt of the MCA bus.			
status, indicates request for a DMA			
Mode3: DRQ1, DNA request on channel I. This local input, active at high			
bit 7 of POS 105.			
error. This imput is used to generate the CHCK signal as well as			
indicates appearance of a serious			
Mode2: ICHCIK, error check. This focal signal, active at low status,			
to interrupt the BURST signal. Model: not used.			
mode exchange. This input is used			
MCA bus signal, active at the low status, indicates the end of a DMA			
ModeO: TC (Terminal Count). This	TOCHCKDQ1	mdaj	30
bus request. Model Mode2: not used.			
at the low status indicates an MCA			
Modeo Mode3: PREMPT, MCA bus request. This MCA bus signal active	LPREMPT	inqui	6 Z
····	Symbol	Туре	
Description	iodmu2	en/T	Pin Number

	Docum	ט	Title	Current
	ID			OR
57	US 62370 73 B1	☒	Method for providing virtual memory to physical memory page mapping in a computer operating system that randomly samples state information	711/202
58	US 61957 48 B1	⊠	Apparatus for sampling instruction execution information in a processor pipeline	712/22
59	US 61890 88 B1	⊠	Forwarding stored dara fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location	712/216
60	US 61758 14 B1	⊠	Apparatus for determining the instantaneous average number of instructions processed	702/182
61	US 61638 40 A	×	Method and apparatus for sampling multiple potentially concurrent instructions in a processor pipeline	712/22
62	US 61483 96 A	☒	Apparatus for sampling path history in a processor pipeline	712/22
63	US 61416 75 A	☒	Method and apparatus for custom operations	708/706
64	US 61311 52 A	⊠	Planar cache layout and instruction stream therefor	712/24
65	US 61227 22 A	⊠	VLIW processor with less instruction issue slots than functional units	712/24
66	US 61190 75 A	☒	Method for estimating statistics of properties of interactions processed by a processor pipeline	702/186
67	US 60921 80 A	⊠	Method for measuring latencies by randomly selected sampling of the instructions while the instruction are executed	712/200
68	US 60761 54 A	×	VLIW processor has different functional units operating on commands of different widths	712/24
69	US 60700 09 A	×	Method for estimating execution rates of program execution paths	717/130
70	US 60556 19 A	⊠	Circuits, system, and methods for processing multiple data streams	712/36
71	US 60444 51 A	×	VLIW processor with write control unit for allowing less write buses than functional units	712/24
72	US 60094 83 A	⊠	System for dynamically setting and modifying internal functions externally of a data processing apparatus by storing and restoring a state in progress of internal functions being executed	710/36
73	US 60028 80 A	⊠	VLIW processor with less instruction issue slots than functional units	712/24
74	US 60000 44 A	Ø	Apparatus for randomly sampling instructions in a processor pipeline	714/47
75	US 59745 37 A	⊠	Guard bits in a VLIW instruction control routing of operations to functional units allowing two issue slots to specify the same functional unit	712/21
76	US 59665 30 A	⊠	Structure and method for instruction boundary machine state restoration	712/24
77	US 59648 67 A	⊠	Method for inserting memory prefetch operations based on measured latencies in a program optimizer	712/21
78	US 59637 44 A		Method and apparatus for custom operations of a processor	712/9

This local output indicates with			
Mode2: WS1, size of memory window.	WS1ARB3	iugiuO	
ARBO-ARB3). ARB3 is the most againteent bit.			
during the striction phase (with	•		
crables the winner to be determined			
level. This MCA bus aignal indicates the priority level and			
Mode0 Mode3: ARB3, arbitration	WS1ARB3	tuqui	19
resources.			
significant, are used to decode the memory and imput-output (IO)			
significant bit and A23 the most			
These bits, of which AO is the least	A12-A23	ındır	64-89
seccessing a 16-bit system. MCA bus addresses.	IIA-0A	turni	09-6 1
validate the high byte when			
System byte high enable. This signal from the Capita is used to	aua	hqui	04.
POS 111.	вне		84
status indicates reading of register			
output enable (output enable ID1). This local output active at low			
Model Mode3: OEIDI, identifier IDI			
scrive (bit 0 POS 112).			
This local output active at low status indicates that the card is			
Mode0 Mode2: LCDEN card enable.	TCDEMOEIDI	toquO	Ltr
POS 110.			
This local output active at low status indicates reading of register			
omput enable (output enable IDO).	•		
Model Mode3: OEID0, identifier			
117. The LSETUP signal is locked by LADL.			
selection of POS registers 110 to			
active at low status, indicates			
Mode0 Mode2: LCSPOS - POS register selection. This local output,	TC2LOEID0	uquo	9\$
locked by LCMD.	Udda Gas I		
addresses and status reads are			
0, 1, and 3 or of bit 1 (VROM) of register 114 in mode 2. Valid			
6-7 (EROM) of register 112 in modes			
To (MOR 1542) shleth in the managorq erid bas S11 refisier 10 (2-E) erid			
selection of the ROM field			
active at low status, indicates			
register 114. Chip select ROM. This local output,	PCSKOM	tuqtuO	SÞ
To F-S bas 211 ratigar to 4-0			
whose position is indicated by bits			
other hand is validated (enabled) in mode 2 by bit 1 of register 112, and			
and no home , 211 rateigen 10 4-0			
indicated by register 114 and bits			
To (AOI) S , I stirl yed batscribrii - si notitisoq əsod w bus SII ratsigar			
size in modes 0, I, and 3 is			
output (1O) field programmed in the POS registers, on the one hand whose			
indicates selection of the input-			
local output, active at low status,			
locked by LCMD. Chip select Input-Outputs, This	rczio	tuqtuO	77
Addresses and valid statuses are			
to 7 of register 113 in mode 1.			
on the one family (family and the first state) in the other band (family and family family) family f			
bins S bins I seborn tol All religion			
to 0 bas 211 200 ratiger to			
low status indicates selection of the RAM field programmed in bits 2			
RAM. This local output active at			
Model Mode2: LCSRAM, chip select			
This line becomes inactive at the next arbitration.			
		·	
Description	Sympol	Type	Pin Number
			~;:4

	Docum ent ID	υ	Title	Current OR
79	US 59319 39 A	×	Read crossbar elimination in a VLIW processor	
80	US 59238 72 A	☒	Apparatus for sampling instruction operand or result values in a processor pipeline	
81	US 59238 63 A	⊠	Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination	712/216
82	US 58782 67 A	⊠	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
83	US 58623 99 A	☒	Write control unit	712/24
84	US 58623 98 A	⊠	Compiler generating swizzled instructions usable in a simplified cache layout	
85	US 58527 41 A	⊠	VLIW processor which processes compressed instruction format	712/24
86	US 58389 40 A	⊠	Method and apparatus for rotating active instructions in a parallel data processor	
87	US 58260 54 A	⋈	Compressed Instruction format for use in a VLIW processor	712/213
88	US 58094 50 A	☒	Method for estimating statistics of properties of instructions processed by a processor pipeline	702/186
89	US 57873 02 A	Ø	Software for producing instructions in a compressed format for a VLIW processor	712/24
90	US 57519 85 A	Ø	Processor structure and method for tracking instruction status to maintain precise state	712/218
91	US 56945 64 A	☒	Data processing system a method for performing register renaming having back-up capability	712/216
92	US 56734 26 A	⊠	Processor structure and method for tracking floating-point exceptions	712/244
93	US 56734 08 A	⊠	Processor structure and method for renamable trap-stack	712/216
94	US 56597 21 A	Ø	Processor structure and method for checkpointing instructions to maintain precise state	712/228
95	US 56551 15 A	⊠	Processor structure and method for watchpoint of plural simultaneous unresolved branch evaluation	712/239
96	US 56511 24 A	⊠	Processor structure and method for aggressively scheduling long latency instructions including load/store instructions while maintaining precise state	712/215
97	US 56491 36 A	⊠	Processor structure and method for maintaining and restoring precise state at any instruction boundary	712/244
98	US 56447 42 A	⊠	Processor structure and method for a time-out checkpoint	712/244
99	US 56340 23 A	⊠	Software mechanism for accurately handling exceptions generated by speculatively scheduled instructions	712/244
100	US 56279 81 A	⊠	Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination	712/235
101	US 55985 46 A	⊠	Dual-architecture super-scalar pipeline	712/209

L

		_	t9 7t
Ground	SSV	ndu	7 77
AS	ADD	togal	Ep [
be connected to the direction [sic] of an external buffer (245).			
high level, a write. This line must			
low level indicates a read and a			
transfers corrently under way. A	,		
indicates the direction of data		•	
Direction, This local output	DIK	tuqtuO	18
external buffer (245).			
connected to the enable chip of an			
input-inqui (IO) or memory source. This line must be			
indicates low access of a local			
output, active at the low level,			
Low byte data enable. This local	LLDEN	tuqtaO	08
the RDY input.			
POS register 115 and maintained by			
be generated by programming bit 5 of			
state at high status. This line can			
connected to the MCA but through an inverter (FO4), indicates an unready			
Channel ready. This output,	CDCHBDA	JuqinO	L9
16 bits.	Addibab		-
to snox (OI) reque-tuqui to yromeni			
(FO4) indicates selection of a			
the MCA bus through an inverter	•		
active at high status connected to			
Card data size 16. This output	CDD210	tuqtuO	99
memory or input-output (IO) zone used by the card.			
(FOH) indicates selection of a			
the MCA bus through an inverter			
active at high status connected to			
Card selected feedback. This output	CDZŁDBK	tuqtuO	\$9
TABLE WSI ARB3.			
memory space of the system. See			
position of the memory used in the			
indicates, as seen above, the	OTTAITONN	iuqiuO	
phase (with ARBO-2-3). Mode2: M116. This local output	ARBIM116		
determined during the arbitration			
level and allows the winner to be			
the MCA bus indicates the priority			
mort langie eirff. Loval noinstirine		_	
Mode0 Model Mode3: ARB1,	ARBIM116	inqui	E9
WSI AKB3.			
memory used by the card. See table			
This local output indicates, with bits WS1 and M116, the size of the			
Mode2: WSO, memory window size.	WSOARB2	tuqtuO	
phase (with ARBO-1-3).	, 000100111		
determined during the arbitration			
level and enables the winner to be			
the MCA bus indicates dis priority			
arbitration level. This signal from			
ModeO Mode3: ARBZ,	WSOARH2	tuqui	7 9
1 0 256 MB			
O I SIZ MIB			
ETAL I I			
MS0 WS1 Size			
Mil6 = 1: over 1 megabyte			
EP 9 1 0 1			
0 I 35 FB			
ा १९५४			
SZIS ISW OSW			
(Mild) of register 114. Mild = 0; in first megabyte			
0 ind bans €11 register 10 (EXIZW) 10 = 011M ±14 register 10 (011M)			
V, d stid yd S abom ni banilab si			
memory used by the card. This size			
and to sais and of I'M has OZW stird			
Description	Symbol	Type	Number
			धांत

	Docum ent ID	U	Title	Current OR
102	US 55618 46 A	\boxtimes	Base station and channel monitoring method	370/337
103	US 55421 09 A	×	Address tracking and branch resolution in a processor with multiple execution pipelines and instruction stream discontinuities	712/234
104	US 53496 77 A	⊠	Apparatus for calculating delay when executing vector tailgating instructions and using delay to facilitate simultaneous reading of operands from and writing of results to same vector register	712/4
105	US 49841 56 A	⊠	Automatic checkin apparatus	705/5
106	US 38329 73 A	⊠	APPARATUS FOR THE PRODUCTION OF A MULTI-LAYER SHEET MATERIAL OF MICROPOROUS STRUCTURE	118/50

from a signal indicating operation in mode I or 2 (mode I, LIOWR, MWRBSIDKI, CS10, CSRAM, CSROM and signals from external signals IO816 and MEM816 as FIG. 7B shows production of the ILHDEN and ILLDEN

input-output read cycle, and LCYIOR, LCYIOW indicating LCYMEM indicating a memory cycle, CYIOR indicating an (lock). This information is used to generate internal signals is running properly by means of the address decode latch input-output cycle, and LADL which ensures that the cycle with MIO indicating whether the cycle is a memory or an signals from inputs SO to SI indicating the start of a cycle, or 2 or mode 0 and 3. These circuits also produce internal and the MRDOPRMIT signal, also as a function of modes I modes used and the BURST OPRMPT and DACKI signals which produces outputs MWIRBSTDK1 as a function of the FIG. 7C is the detailed logic diagram of block (1050)

block (1041) measuring arbitration, and a logic block (1042) (104) into a logic block (1040) handling interrupts, a logic FIG. 8A is the breakdown of an arbitration logic circuit an input-output write cycle.

signal ENARBI or ENARBO, signals OARBO to OARB3. mode 3 depending on the arbitration channel enabled by 5 of the POS2 register in mode 0 or bits 0 to 3 or 4 to 7 in RARBO to RARB3 coming from the MCA bus and bits 2 to block 1041 producing, from signals from arbitration level[s] FIG. 8B shows the detailed logic diagram of part of logic generating the BURST signal.

on bus LOPRMPT. signals, acknowledge signals LDACKI, and request signals produced as well as other arbitration signals by using mode plock 1041 that allows signals ENARBO to ENARBI to be FIG. 8C is the detailed logic schematic of the part of logic

7 of register POS2 in mode 2. mode 1 constituted by the NIT information and by bits 6 and DMA and the values of bits 0 and 1 of the POS3 register in numbers OARB0 to OARB3 furnished by arbitration circuit procedure bearing in mind, on the one hand, arbitration IT (1040) generating the interrupt levels in the arbitration FIG. 8D shows the detailed logic diagram of logic block

DMA cycle with a burst in mode 0 as shown in FIG. 19. CKDDI, LWONI, LCYIOL, IDRQO in order to satisfy the signals CDEN, LBCMD, LRPREMPT, LARB, ITCCMduced from bits 4 and 5 of the POS3 register and from (1042) generating the BURST signal. This signal is pro-FIG. 8E is the detailed logic diagram of logic block

of the circuits described above. certain information contained in the POS registers by means MODE 02, MODE 03 necessary for exploiting and selecting MODE 2, MODE 3 and additional signals MODE 12, be decoded in the form of four signals MODE 0, MODE I, RMODI available at input pins 3334, allow these signals to decode circuit (108) that, from signals RMOD0 and FIG. 9 represents the detailed logic diagram of mode

circuit also uses signals RMIO and LWONI. of the POS5 register constituting the RDY information. This outputs, CSRAM and CSIO respectively, and by using bit 5 using signals selecting the random access memory or inputs-LADRAM or an input-output cycle LADIO, as well as by by using signals indicating a memory cycle LADROM, signal to form the ICDRDY signal intended for the MCA bus generating the ready signal upon reception of the IRDY FIG. 10 is the detailed logic diagram of the circuit

:basu abom gni information contained in the registers, whatever the operata card, permits the following functions depending on the Thus, the integrated circuit represented, once installed on

> the address bus. memory ROM as a function of the addresses presented on or from random access memory RAM or from read only DCS generating selection signals, either from input-outputs commanding the POS registers, and a logic block (1061) POS registers 112 to 115, a logic block DPS (1060) for circuit (106) which is composed mainly of a logic block of FIG. 6A shows in greater detail the logic blocks of decode

write or read modes. LWPOS4, and LWPOS5 selecting each of the registers in the synchronization with signals LWPOS2, LWPOS3, number by X, and can be loaded from data bus IDO-ID7 in composed of hip-flops whose outputs DPOSXY indicate the 10 FIG. 6B is the detailed logic diagram of the POS registers

an output ODY, Y being the corresponding number of bits. of the significant bits is sent to a four-input multiplexer and outputs DPOSXY of each of the four registers of which each the read mode, of any of the four paths constituted by FIG. 6C shows the multiplex logic enabling selection, in 15

LRADL, LRESET 1, LCYIOW, LCYIOR, CYIOR and IAU to IAZ of address bus MCA and signals LRSETUP, 25 The various signals are generated by decoding addresses which command the multiplexers to be selected or set up. which enable the POS registers and signals SEL 0, SEL 1 selection signals, particularly signals LWPOS2 to LWPOS5 FIG. 6D shows the general logic of the POS register 20

memory RAM by the CSRAM signal, and read only 30 select inputs-outputs by the CSIO signal, random access FIGS. 6E and 6F are the logic diagrams of the circuits that MODE 05.

These signals are generated by processing the various memory ROM by the LCSROM signal.

ROM selection signal by intermediate signal ADROM. POS2 in mode 02 allow generation of the read only memory the POS2 register in mode 2 and bits 6 and 7 of register 40 to a c stid him to 0 abom in MOSEDES browning the word SECROM in mode 0 or with bits 3 to 5 of addresses A16 to A23 with bits 0 to 2 of the POS3 register bits 0 to 4 of the POSS register. Likewise, comparison of addresses A3 to A15 with bits 1 to 7 of the POS4 register and example by selecting inputs-outputs obtained by comparing 35 the card and indicating the bus size from these signals, for MIO signals from the MCA bus and MEM816, IO816 from


value of the MADE24 signal indicating extension of the POS3 register, this comparison being made according to the AZZ furnished by the address bus with the same bits of the ce of 8LA stid gringmon by to resister or by comparing bits A18 to 5 of 0 stid address bits A14 to A19 furnished by the address bus with signal is also to be produced in mode 2 by comparing produce the ENRAM signal by addition. The address enable the case of mode 2 operation of the circuit. These signals case of mode I operation or by bit 2 of the POS2 register in 50 either by combining bits 6 and 7 of the POS3 register in the signal. A RAM memory enable signal EMRAM is formed SEGRAM information to form an ADRAM address enable bus with bits 3 to 5 of the POS3 register constituting the between low address bits A14 to A16 furnished by the MCA 45 the RAM memory. In mode I this logic makes a comparison FIG. 6G is the circuit selection logic diagram that selects

may be associated with this arbitration circuit. signals, which, as will be seen below in the applications, a logic block (1051) BUF forming the buffer selection 65 inputs-outputs, or buffer registers. This circuit 105 also has be associated with this arbitration circuit such as a memory, furnishes the commands from the various elements that may 105 into two logic blocks (1050, 1051). The first (1050) FIG. 7A shows the breakdown of command logic circuit 60

addresses to 16 megabits.


	1	т		
	L #	Hits	Search Text	DBs
1	L1	7711	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	USPAT; US-PGPUB
2	L2	368	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 1	USPAT; US-PGPUB
3	L3	608	(long compound) adj2 instruction and 1	USPAT; US-PGPUB
4	L4	154275	(issu\$3 dispatch\$3 schedul\$3 (port slot)).ab,ti.	USPAT; US-PGPUB
5`	L8	969	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	EPO; JPO; DERWENT; IBM TDB
6	L11	19	(long compound) adj2 instruction and 8	EPO; JPO; DERWENT; IBM_TDB
7	L9	29	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 8	EPO; JPO; DERWENT; IBM_TDB
8	L5	199	3 and 4	USPAT; US-PGPUB
9	L7	214	2 not 6 .	USPAT; US-PGPUE
10	L6	154	2 and 4	USPAT; US-PGPUB
11	L18	1241	((issu\$3 dispatch\$3 schedul\$3) and (port slot)).ab,ti.	USPAT; US-PGPUB
12	L21	4730	(operation instruction command) near10 ((issu\$3 dispatch\$3 schedul\$3 register) near10 (port slot)) and (register and (microprocess\$3 process\$3 comput\$3))	USPAT; US-PGPUB
13	L20	35	(operation instruction command) near10 ((issu\$3 dispatch\$3 schedul\$3) near10 (port slot)) and (register and (comput\$3 microprocess\$3 process\$3))	EPO; JPO; DERWENT; IBM_TDB
14	L23	138	18 and 21	USPAT; US-PGPUE

FIG. 10




	Docum ent ID	ט	Title	Current OR
1	JP 20030 37572 A		SCHEDULING SYSTEM	
2	JP 20012 65593 A	⊠	INFORMATION PROCESSOR	
3	JP 09180 032 A	×	CARD PROCESSOR AND CARD PROCESSING SYSTEM USING THE SAME	
4	JP 08095 956 A	⊠	VECTOR PROCESSOR	
5	JP 05158 968 A	Ø	INSTRUCTION ISSUE CONTROL DEVICE	
6	JP 02236 649 A	Ø	MEMORY CONTROL SYSTEM	
7	JP 62296 243 A	⊠	MICROCOMPUTER	
8	WO 98137 55 A2	☒	READ CROSSBAR ELIMINATION IN A VLIW PROCESSOR	
9	EP 72533 4 A1	☒	Executing speculative parallel instruction threads	
10	EP 60592 7 A1	Ø	Improved very long instruction word processor architecture.	
11	GB 22666 05 A	⊠	Microprocessor having a run/stop pin for accessing an idle mode	
12	NNRD4 20138	☒	Efficient Scheduling and Operand Renaming of Groups of Instructions	
13	NA930 6163		Dealer Instruction Processing Unit Governor Decoders	
14	NN930 5313		Multisequencing a Single Instruction Stream using the Parameter of Occupancy to Moderate Complexity	
15	NN921 2323	☒	Means for Generating a Pass A20 SignalfFrom a Single Register.	
16	WO 20030 88038 A	☒	Multi-issue processor e.g. super scalar processor for real time application, has location in holdable registers in which one set of issue slots is different from location of holdable registers in another set of slots	
17	US 20020 08331 3 A		Data processing apparatus has register file with access ports, functional unit and instruction issue unit	
18	US 20020 01393 7 A	⊠	Basic block operations scheduling method for explicit parallel instruction computing architecture, involves scheduling fixed number of ready operations having lowest economy priority in subsequent time slots	
19	US 62860 94 B	⊠	Determination of dispatch slot in processing system involves allowing instructions to be directed to specific decode slots and follow dispatch constraints without examination of instruction	
20	US 61483 96 A	⊠	State information collection apparatus for computer system, samples selected state information stored in shift register and additional state information about executed instruction, simultaneously during sampling	
21	US 61120 19 A	⊠	Distributed instruction queue for superscaler microprocessor, reads all source operands from external storage unit when decoded instruction is issued, but the result value is not forwarded from functional unit	

Sheet 11 of 29




	Docum ent ID	ש	Title	Current OR
22	US 60353 89 A	Ø	Apparatus with clock giving pulses and electronic hardware having several rows and one or more ports for scheduling instructions with different latencies for computers and processors has each row recording separate latency vector	
23	US 59833 35 A	×	Multiple out-of-order instructions issuing and execution mechanism in superscalar machine e.g. IBM system	
24	US 59448 10 A	☒	Execution results retiring device for superscalar processor	
25	US 59037 40 A	⊠	Retire instruction apparatus of superscalar microprocessor	
26	RD 42013 8 A	☒	Greedy instructions scheduling and operand renaming for computer program execution - uses speculative execution and register renaming on single entry multiple blocks in linear time, based on resource availability vectors	
27	US 58706 14 A	×	Read crossbar simplification or elimination for very long instruction word processors - functional units are assigned to particular slots in the instruction issue register so the number of slots is less than number of units, and by associating a read port with each slot the read crossbar either simplified or eliminated	
28	US 57873 02 A	⊠	VLIW processor using compressed instructions with instruction issue register - byte aligns variable length instructions, branch targets are uncompressed with format bits showing how many issue slots are used in following instruction, NOPS not stored in memory, compresses individual operations based on features	
29	US 55749 35 A	⊠	Multi-port re-order buffer for superscalar processor - out-of-order dispatch logic dispatches instructions issued to execution units in superscalar execution cluster, re-order buffer stores entries, which includes source data, corresponding to instructions issued	
30	EP 72533 4 A	×	CPU in computer for executing parallel threads of instructions - executes sequence of instructions using single instruction control with single program counter and shared set of architecturally visible machine state to determine which threads of instructions can be executed in parallel	
31	US 54817 43 A	⊠	Minimal instruction set computer system with multiple instruction issuing - has memory with bidirectional data port and instruction buffer for storing multiple instructions to be executed in parallel by multiple processing units	
32	EP 63237 0 A	⊠	Pipelined data processing system - has three stages coupled in series, in which each stage can terminate operation while holding information, except for final stage which is unable to hold information over two time slots	
33	EP 56484 7 A	⊠	Massively parallel processor for image, multi-media and general purpose computing - has processing element unit processor array structure with single and dual processing elements, using finite difference method of solving differential equations	
34	EP 35293 5 A	⊠	Pipelined data processing system - has units interconnected by parameter files providing slots for allocation to instructions in pipeline until successfully completed	
35	DE 35407 53 A		Fast dynamic RAM for data processing - entire-data in refresh register is saved in special register with its own column decoder	

FIG. 7B



	Docum ent ID	Ū	Title	Current OR
1	US 20040 03081 6 A1		DMA scheduling mechanism	710/52
2	US 20040 02807 1 A1	⊠	Apparatus and method for managing variable-sized data slots with timestamp counters within a TDMA frame	370/442
3	US 20040 00897 2 A1	⊠	Personal TV receiver (PTR) with program recommendation forwarding function	386/83
4	US 20040 00871 3 A1		System and method for packet transmission from fragmented buffer	370/428
5	US 20040 00672 9 A1	⊠	Hierarchical test methodology for multi-core chips	714/733
6	US 20030 20251 7 A1	⊠	Apparatus for controlling packet output	370/395 .4
7	US 20030 20053 9 A1	☒	Function unit based finite state automata data structure, transitions and methods for making the same	717/161
8	US 20030 12871 2 A1	☒	Packet communication apparatus and controlling method thereof	370/412
9	US 20030 12097 4 A1	☒	Programable multi-port memory bist with compact microcode	714/31
10	US 20030 11281 7 A1		Methods and apparatus for differentiated services over a packet-based network	370/413
11	US 20030 08847 9 A1	☒	Online scheduling system	705/26
12	US 20030 04632 6 A1	⊠	Method for creating a schedule, apparatus for creating a schedule, and computer-program for creating a schedule	718/102
13	US 20030 04376 1 A1	⊠	Channel structures and protocol for asset tracking satellite communications links	370/319
14	US 20030 00526 0 A1	☒	Superscalar RISC instruction scheduling	712/23
15	US 20020 19158 3 A1	⊠	Slot cycle assignment within a communication system	370/345
16	US 20020 18433 0 A1	⊠	Shared memory multiprocessor expansion port for multi-node systems	709/213
17	US 20020 16795 5 A1	⊠	Packet transfer device and packet transfer method adaptive to a large number of input ports	370/411

Sheet 13 of 29



	Docum			a
	ent ID	" U	Title	Current
18	US 20020 13623 0 A1	☒	Scheduler for a packet routing and switching system	370/416
19	US 20020 05942 6 A1	⊠	Technique for assigning schedule resources to multiple ports in correct proportions	709/226
20	US 20020 03936 8 A1	×	Method and apparatus for preventing undesirable packet download with pending read/write operations in data packet processing	370/412
21	US 20020 01992 7 A1	⊠	Apparatus for issuing an instruction to a suitable issue destination	712/214
22	US 20020 01393 7 A1	×	Register economy heuristic for a cycle driven multiple issue instruction scheduler	717/160
23	US 20010 04975 6 A1	⊠	Transport convergence sub-system with shared resources for multiport xDSL system	710/33
24	US 20010 02347 9 A1	☒	Information processing unit, and exception processing method for specific application-purpose operation instruction	712/209
25	US 20010 02028 2 A1	⊠	External storage	714/9
26	US 66970 73 B1		Image processing system	345/501
27	US 66912 21 B2 US	☒	Loading previously dispatched slots in multiple instruction dispatch buffer before dispatching remaining slots for parallel execution	712/215
28	66622 94 B1	☒	Converting short branches to predicated instructions	712/226
29	US 66617 74 B1	☒	System and method for traffic shaping packet-based signals	370/230 .1
30	US 66292 33 B1	×	Secondary reorder buffer microprocessor	712/218
31	US 66115 12 B1	☒	Apparatus and method for scheduling correlation operations of a DS-CDMA shared correlator	370/342
32	US 65495 38 B1	☒	Computer method and apparatus for managing network ports cluster-wide using a lookaside list	370/395 .52
33	US 65464 76 B1	☒	Read/write timing for maximum utilization of bi-directional read/write bus	711/167
34	US 64902 48 B1	Ø	Packet transfer device and packet transfer method adaptive to a large number of input ports	370/229
35	US 64425 97 B1	⊠	Providing global coherence in SMP systems using response combination block coupled to address switch connecting node controllers to memory	709/214
36	US 64271 89 B1	⊠	Multiple issue algorithm with over subscription avoidance feature to get high bandwidth through cache pipeline	711/122
37	US 63598 91 B1	☒	Asynchronous transfer mode cell processing system with scoreboard scheduling	370/398




FIG. 8A

	Docum ent ID	U	Title	Current OR
38	US 63518 02 B1	×	Method and apparatus for constructing a pre-scheduled instruction cache	712/215
39	US 63361 82 B1	☒	System and method for utilizing a conditional split for aligning internal operation (IOPs) for dispatch	712/204
40	US 63361 56 B1	☒	Increased speed initialization using dynamic slot allocation	710/45
41	US 62894 33 B1	☒	Superscalar RISC instruction scheduling	712/23
42	US 62860 94 B1	☒	Method and system for optimizing the fetching of dispatch groups in a superscalar processor	712/213
43	US 62725 42 B1	×	Method and apparatus for managing data pushed asynchronously to a pervasive computing client	709/224
44	US 62634 16 B1	☒	Method for reducing number of register file ports in a wide instruction issue processor	712/23
45	US 61924 61 B1	⊠	Method and apparatus for facilitating multiple storage instruction completions in a superscalar processor during a single clock cycle	712/23
46	US 61890 89 B1	☒	Apparatus and method for retiring instructions in excess of the number of accessible write ports	712/218
47	US 61700 01 B1	Ø	System for transfering format data from format register to memory wherein format data indicating the distribution of single or double precision data type in the register bank	708/495
48	US 61283 03 A	Ø	Asynchronous transfer mode cell processing system with scoreboard scheduling	370/398
49	US 61227 22 A	⊠	VLIW processor with less instruction issue slots than functional units	712/24
50	US 60887 88 A	⊠	Background completion of instruction and associated fetch request in a multithread processor	712/205
51	US 60887 74 A	×	Read/write timing for maximum utilization of bidirectional read/write bus	711/167
52	US 60887 72 A	⊠	Method and apparatus for improving system performance when reordering commands	711/158
53	US 60761 46 A	×	Cache holding register for delayed update of a cache line into an instruction cache	711/125
54	US 60651 10 A	×	Method and apparatus for loading an instruction buffer of a processor capable of out-of-order instruction issue	712/217
55	US 60527 95 A	☒	Recovery method and system for continued I/O processing upon a controller failure	714/3
56	US 60527 51 A	⊠	Method and apparatus for changing the number of access slots into a memory	710/107
57	US 60444 51 A	⊠	VLIW processor with write control unit for allowing less write buses than functional units	712/24
58	US 60383 96 A	⋈	Compiling apparatus and method for a VLIW system computer and a recording medium for storing compile execution programs	717/161
59	US 60353 89 A	☒	Scheduling instructions with different latencies	712/216
60	US 60028 80 A	Ø	VLIW processor with less instruction issue slots than functional units	712/24

Sheet 15 f 29






FIG. 8B

	Docum ent ID	σ	Title	Current OR
61	US 59833 21 A	☒	Cache holding register for receiving instruction packets and for providing the instruction packets to a predecode unit and instruction cache	711/12
62	US 59827 83 A	Ø	Switch distribution via an intermediary switching network	370/39! .6
63	US 59789 02 A	Ø	Debug interface including operating system access of a serial/parallel debug port	712/22
64	US 59745 37 A	☒	Guard bits in a VLIW instruction control routing of operations to functional units allowing two issue slots to specify the same functional unit	712/21
65	US 59745 26 A	☒	Superscalar RISC instruction scheduling	712/23
66	US 59563 21 A	☒	Stream scheduling system for real time stream server	370/23
67	US 59037 40 A	⊠	Apparatus and method for retiring instructions in excess of the number of accessible write ports	712/21
68	US 58871 74 A	Ø	System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots	717/16
69	US 58839 01 A	Ø	Communications system including synchronization information for timing upstream transmission of data and ability to vary slot duration	370/50
70	US 58782 67 A	Ø	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
71	US 58705 77 A	⊠	System and method for dispatching two instructions to the same execution unit in a single cycle	712/21
72	US 58623 99 A	×	Write control unit	712/24
73	US 58527 41 A	⊠	VLIW processor which processes compressed instruction format	712/24
74	US 58420 36 A	Ø	Circuit and method for scheduling instructions by predicting future availability of resources required for execution	712/23
75	US 58260 54 A	⊠	Compressed Instruction format for use in a VLIW processor	712/21
76	US 58128 11 A	Ø	Executing speculative parallel instructions threads with forking and inter-thread communication	712/21
77	US 58095 50 A	⊠	Method and apparatus for pushing a cacheable memory access operation onto a bus controller queue while determining if the cacheable memory access operation hits a cache	711/16
78	US 58093 25 A	⊠	Circuit and method for scheduling instructions by predicting future availability of resources required for execution	712/32
79	US 57991 63 A	Ø	Opportunistic operand forwarding to minimize register file read ports	712/20
80	US 57969 30 A	Ø	System architecture for processing and transporting page-map or bit-map data to a raster print engine	358/1. 7
81	US 57908 17 A	Ø	Configurable digital wireless and wired communications system architecture for implementing baseband functionality	710/31
82	US 57874 83 A	⋈	High-speed data communications modem	711/15
83	US 57873 02 A	Ø	Software for producing instructions in a compressed format for a VLIW processor	712/24




	Docum ent ID	υ	Title	Current
84	US 57845 97 A	×	Communications network system including acknowledgement indicating successful receipt of request for reserved communication slots and start time for said reserved communication slots	713/40
85	US 57779 28 A	⊠	Multi-port register	365/18 .05
86	US 57614 75 A	⊠	Computer processor having a register file with reduced read and/or write port bandwidth	712/21
87	US 57581 17 A	⊠	Method and system for efficiently utilizing rename buffers to reduce dispatch unit stalls in a superscalar processor	712/21
88	US 57486 31 A	⊠	Asynchronous transfer mode cell processing system with multiple cell source multiplexing	370/39
89	US 57376 24 A	⊠	Superscalar risc instruction scheduling	712/23
90	US 57217 22 A	X	FA controller and data processing method therefor	700/2
91	US 57109 41 A	X	System for substituting protected mode hard disk driver for real mode driver by trapping test transfers to verify matching geometric translation	710/14
92	US 56945 64 A	☒	Data processing system a method for performing register renaming having back-up capability	712/21
93	US 56896 74 A	⊠	Method and apparatus for binding instructions to dispatch ports of a reservation station	712/21
94	US 56804 02 A	⊠	Priority broadcast and multi-cast for unbuffered multi-stage networks	370/49
95	US 56734 27 A	⊠	Packing valid micro operations received from a parallel decoder into adjacent locations of an output queue	712/24
96	US 56300 96 A	\Bar{\Bar{\Bar{\Bar{\Bar{\Bar{\Bar{	Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order	711/15
97	US 56195 02 A	⊠	Static and dynamic scheduling in an asynchronous transfer mode communication network	370/39
98	US 56153 31 A	⊠	System and method for debugging a computing system	714/9
99	US 55881 26 A	⊠	Methods and apparatus for fordwarding buffered store data on an out-of-order execution computer system	712/20
100	US 55817 09 A		Multiple computer system using I/O port adaptor to selectively route transaction packets to host or shared I/O device	710/38
101	US 55794 73 A	⊠	Interface controller for frame buffer random access memory devices	345/55
102	US 55749 35 A	⊠	Superscalar processor with a multi-port reorder buffer	712/23
103	US 55554 32 A	X	Circuit and method for scheduling instructions by predicting future availability of resources required for execution	712/23
L04	US 55465 93 A	—————————————————————————————————————	Multistream instruction processor able to reduce interlocks by having a wait state for an instruction stream	712/22
L05	US 55328 44 A	—————————————————————————————————————	Image data transferring system and method	358/46




	Docum ent ID	U	Title	Current OR
106	US 55285 84 A	×	High performance path allocation system and method with fairness insurance mechanism for a fiber optic switch	370/254
107	US 55242 50 A	Ø	Central processing unit for processing a plurality of threads using dedicated general purpose registers and masque register for providing access to the registers	712/228
108	US 55175 55 A	Ø	Real time information system for cellular telephones	455/408
109	US 54974 99 A	Ø	Superscalar risc instruction scheduling	712/217
110	US 54887 28 A	⊠	Microprocessor having a run/stop pin for accessing an idle mode	710/200
111	US 54614 07 A		Marking method and apparatus using gas entrained abrasive particles	347/82
112	US 54487 02 A	⊠	Adapters with descriptor queue management capability	710/100
113	US 54423 05 A	☒	Active bus termination device	326/30
114	US 54209 87 A	☒	Method and apparatus for configuring a selected adapter unit on a common bus in the presence of other adapter units	710/10
115	US 53865 62 A	⊠	Circular scheduling method and apparatus for executing computer programs by moving independent instructions out of a loop	717/160
116	US 53575 19 A	Ø	Diagnostic system	714/25
117	US 52895 31 A	☒	Remote scheduling of appointments with interactivety using a caller's unit	379/93. 23
118	US H0012 91 H	×	Microprocessor in which multiple instructions are executed in one clock cycle by providing separate machine bus access to a register file for different types of instructions	712/23
119	US 52766 82 A	☒	Medium access technique for LAN systems	370/443
120	US 52476 71 A	⊠	Scalable schedules for serial communications controller in data processing systems	718/103
121	US 52375 72 A	⊠	Active remote module for the attachment of user equipments to a communication processing unit	370/463
122	US 51857 37 A	Ø	Method and apparatus for cyclic reservation multiple access in a communications system	370/449
123	US 51738 98 A	Ø	Multiple-access control for a communication system with order pad passing	370/440
124	US 51465 89 A	⊠	Refresh control for dynamic memory in multiple processor system	714/3
125	US 51174 90 A	☒	Pipelined data processor with parameter files for passing parameters between pipeline units	712/218
126	US 50938 13 A	⊠	Multiple mode electronic scheduler	368/10
127	US 48932 34 A	· ⊠	Multi-processor including data flow accelerator module	712/27
128	US 47274 75 A	⊠	Self-configuring modular computer system with automatic address initialization	710/104

Sheet 18 of 29



	Docum ent ID	σ	Title	Current OR
129	US 46985 67 A	×	Ribbon deck motor control	318/480
130	US 46882 12 A	×	Centralized image responsive telephone time slot interchange system	370/360
131	US 46513 17 A	Ø	Time division multiplex data transmission system	370/216
132	US 45970 75 A	⊠	Modular switching network for telecommunication system	370/366
133	US 43874 27 A	Ø	Hardware scheduler/dispatcher for data processing system	718/102
134	US 43487 43 A	⊠	Single chip MOS/LSI microcomputer with binary timer	713/502
135	US 43251 20 A	⊠	Data processing system	711/202
136	US 42531 46 A	⊠	Module for coupling computer-processors	709/226
137	US 42052 03 A	⊠	Methods and apparatus for digitally signaling sounds and tones in a PCM multiplex system	370/525
138	US 40876 43 A		Time division multiplexed PABX communication switching system	370/212



	L#	Hits	Search Text	DBs
1	L1	7711	(operation instruction command) near30 ((issu\$3 dispatch\$3 schedul\$3 register) near30 (port slot))	USPAT; US-PGPUB
2	L2	368	(replac\$3 substitut\$3 modifi\$5 alter\$3 chang\$3) near20 1	USPAT; US-PGPUB
3	L3	608	(long compound) adj2 instruction and 1	USPAT; US-PGPUB
4	L4	154275	(issu\$3 dispatch\$3 schedul\$3 (port slot)).ab,ti.	USPAT; US-PGPUB
5	L6	154	12 and 4	USPAT; US-PGPUB
6	L8	969		EPO; JPO; DERWENT; IBM TDB
7	L11	19	: LIONG COMPOUND) adiz instruction and 8	EPO; JPO; DERWENT; IBM_TDB
8	L9	29		EPO; JPO; DERWENT; IBM_TDB
9	L5	199	3 and 4	USPAT; US-PGPUB
10	L7	214	: / NOT 6	USPAT; US-PGPUB

read-out instruction word. final address of the interrupt handler in accordance with the tion section 30 sequentially executes processing toward the the instruction fetch section 20, and the instruction execuan instruction word 62 of the interrupt handler is read out to sequentially incremented value of the program counter 21, instruction break. More specifically, in accordance with the

application program processing. from instruction break interrupt processing to the previous break-interrupt return instruction to return the processor step SII. The instruction execution section 30 executes the the interrupt, the context is restored in step \$10. When At the final stage of the interrupt handler corresponding to

sets the address value in the program counter 21. section 20 as a branch destination instruction address 65, and supplies the instruction address to the instruction fetch which the processor will return from the interrupt state, return address register 52, the original instruction address to The instruction execution section 30 also reads out, from the processor transits from the supervisor state to the user state. writes the value in the present state register 54. Thus, the reads out the value of the previous state register 53 and More specifically, the instruction execution section 30

dler. Only when both conditions are satisfied, break-interrupt is satisfied is determined by software of the interrupt hanaddition, whether the condition of the conditional instruction determined by the determination sections 25.0 to 25.1 In to the instruction break address and flag value is satisfied is generation condition of the instruction break corresponding As described above, in the 18th embodiment, whether the returns to the operation of the original application program. instruction break-interrupt is executed, and then, processing context is restored. In step SII, return processing from the cessing for the instruction break in step 59. In step 510, the immediately advances to step S10 without performing proof the conditional instruction is not satisfied, the flow tion word is not a conditional instruction, and the condition As described above, when the breakpoint target instrucing of the application corresponding to the normal operation. execution section 30 executes the remaining part of processword to the instruction execution section 30. The instruction instruction register 22, and then supplies the instruction memory 10, temporarily holds the instruction word in the out the instruction word 62 for the normal operation from the program counter 21, the instruction fetch section 20 reads On the basis of the original instruction address set in the

satisfied, or the supplied instruction is an unconditional When the condition of the conditional instruction is not eration condition is satisfied, when the condition of the specifically, in a situation where the instruction break gencondition of the conditional instruction is satisfied. More interrupt can be controlled in accordance with whether the In step 55, whether the breakpoint target instruction word 50 program including a conditional instruction, a break-Thus, like in the 10th embodiment, in debugging a processing is actually executed.

65 function of software. 13th and 14th embodiments can also be implemented by the 12th embodiments or the parallel processor described in the ing to the VLIW type processor described in the 11th and mented by the function of software. Processing correspondthe condition of the breakpoint target instruction word as a 60 scalar processor described in the 10th embodiment is imple-In the 18th embodiment, processing corresponding to the instrucțion, a break-interrupt can be inhibited.

of a conditional instruction by the function of software, For example, to implement determination of the condition

from the user state to the supervisor state. in accordance with the interrupt. Thus, the processor transits 10 context restoration processing is ended, the flow advances to present state register 54, the processor state that has transited interrupt in a previous state register 53 and writes, in a control section 40 also writes the processor state before the section 20 and set in the program counter 21. The interrupt the conditional instruction is supplied to the instruction fetch 66 of the interrupt handler for determining the condition of address register 52 of a register section 50. A start address section 20 and writes the instruction address 73 in a return interrupt from a program counter 21 of an instruction fetch

set in the program counter 21. from the start address 66 of the interrupt handler, which is executes processing of the interrupt handler sequentially The processor that has transited to the supervisor state

software shown in the flow chart of FIG. 47. of the 10th embodiment, is performed by the function of is done by the hardware mechanism in the scalar processor 20 mination of the condition of a conditional instruction, which In the 18th embodiment, interrupt control based on deterof the interrupt handler according to the 18th embodiment. FIG. 47 is a flow chart showing the processing procedure

is to be stopped. holds the target address of a breakpoint at which execution a breakpoint operation invalid state. A column "ADDRESS" breakpoint operation valid state while the value "0" means the breakpoint operation is valid. The value "1" means a Referring to FIG. 48, a column "VALID" represents whether held in the instruction execution section 30 in advance. specifically, a breakpoint table as shown in FIG. 48 is set and instruction execution section 30 shown in FIG. 3. More is obtained by looking up, e.g., the breakpoint table of an entry corresponding to a break-interrupt generation address interrupt handler is written in the memory 10. In step S2, an specifically, the value of the register section 50 used by the Referring to FIG. 47, the context is saved in step S1. More

the breakpoint table shown in FIG. 48. entries #0 to #n by looking up the column "ADDRESS" of factor of the break-interrupt is present is obtained from 24.0 to 24., shown in FIG. 3 or an instruction address as the stored in the address-registers 24a of the breakpoint registers In step S2, an entry where one of instruction addresses

YES in step 53, the flow advances to step 55. execute error processing for the invalid instruction break. If instruction break is invalid. The flow advances to step S4 to breakpoint table. If NO in step S3, it is determined that the ing to the break-interrupt generation address is found in the In step 53, it is determined whether an entry correspond-

performing processing for the instruction break. conditional instruction, the flow jumps to step \$10 without 55 conditional instruction is satisfied, a break-interrupt occurs. a conditional instruction. If the instruction word is not a determined whether the breakpoint target instruction word is signal 67) is a conditional instruction. In step S6, it is (instruction word as the factor of the interrupt notification

step S10 without performing processing for the instruction satisfied. If the condition is not satisfied, the flow jumps to mined whether the condition of the conditional instruction is conditional instruction is satisfied. In step 58, it is deterdetermined by referring to the condition register 51 whether instruction, the flow advances to step S7. In step S7, it is If the breakpoint target instruction word is a conditional

the flow advances to step 59 to execute processing for the If the condition of the conditional instruction is satisfied,

	Docum ent ID	υ	Title	Current OR
1	JP 11282 679 A		ARITHMETIC PROCESSOR	
2	JP 09091 118 A	☒	FLOATING POINT ARITHMETIC UNIT	
3	WO 99342 82 A1	☒	IMPROVED INSTRUCTION DISPATCH MECHANISM FOR A GUARDED VLIW ARCHITECTURE	
4	EP 60592 7 A1	☒	Improved very long instruction word processor architecture.	
5	NN910 282	⋈	Computer Microcode Control With First Cycle Hardwired.	
6	US 66683 16 B	×	Data processing device for very long instruction word architecture, includes output selector which selectively outputs integer and floating point results from integer and floating point computation units to write port of register file	
7	US 66292 32 B	⊠	Electronic data processing system e.g. for very long instruction word processor, connects read, local write and remote write ports of register file copies to respective clusters of execution units	
8	US 64461 90 B	×	Indirect very long instruction word data processor addresses registers using fields of instruction word corresponding to particular execution unit and contents of register file index registers	
9	US 63973 . 24 B	⊠	Very long instruction word processor, has load and store units which share store read port of computer register file, for performing data-dependent load address and store address generation operations, respectively	** ***
10	US 64153 76 B	⊠	Issue grouping of instructions in very long instruction word processors into three groups using chaining bits to chain instructions appearing after end of last group	-15.
11	US 62694 37 B	⊠	Port pressure reduction of clustered processor, involves copying value from register and predicate file portion of cluster to respective file portion of another cluster by duplicator using inter-cluster move instruction	1 T
12	WO 20007 9395	⊠	Port priority function provider in word processor, resolves write priority conflict between instruction on single word basis to enable operation to complete on single word portion of register of double word width	
13	US 61638 37 A	×	Writing of instruction results produced by two different instruction execution circuits to result destinations using separate write ports for the two circuits	
14	US 61548 28 A	⊠	Parallel processing computer system has multiple processors to simultaneously execute operational instructions in instruction register based on state of cycle bit associated with operational instruction	
15	WO 20005 4144 A	⊠	Register file indexing apparatus for very long instruction word processor, has controller associated with indexed part look ahead register allowing register to be addressed using fields of instruction word	
16	US 60761 54 A	⊠	Very large instruction word processor	
17	US 58706 14 A	⊠	Read crossbar simplification or elimination for very long instruction word processors - functional units are assigned to particular slots in the instruction issue register so the number of slots is less than number of units, and by associating a read port with each slot the read crossbar either simplified or eliminated	
18	US 57873 02 A	⊠	VLIW processor using compressed instructions with instruction issue register - byte aligns variable length instructions, branch targets are uncompressed with format bits showing how many issue slots are used in following instruction, NOPS not stored in memory, compresses individual operations based on features	

register section 50 to execute the shift operation to the section 40 controls the instruction fetch section 20 and the the instruction execution section 30, the interrupt control

dance with the interrupt. register 54, the processor state that has transited in accorprevious state register 53 and writes, in the present state 40 also writes the processor state before the interrupt in the set in the program counter 21. The interrupt control section occurred is supplied to the instruction fetch section 20 and the interrupt handler corresponding to the interrupt that has breakpoint and notifies the interrupt control section 40 of the 10 register 52 of the register section 50. The start address 66 of writes the instruction address 73 in the return address program counter 21 of the instruction fetch section 20 and an instruction address 73 at the time of interrupt from the tion signal 67 or 74, the interrupt control section 40 reads out More specifically, when receiving the interrupt notificametrupt state.

and only when the condition is satisfied, designated prodetermined first whether a designated condition is satisfied, 25 conditional instruction means an instruction for which it is which is supplied from the instruction fetch section 20. A execution section 30 executes a conditional instruction, a condition code that is referred to when the instruction general-purpose register 55. This condition register 51 holds 20 previous state register 53, present state register 54, and addition to the above-described return address register 52, The register section 50 has a condition register 51 in

35 interrupt) before the interrupt. The present state register 54 supervisor state that has transited in accordance with the processor state (normal user state without any interrupt or interrupt state. The previous state register 53 holds the time of interrupt) to which the processor will return from the 30 tion address (the value 73 of the program counter 21 at the The return address register 52 holds the original instruccessing such as data transfer or calculation is executed.

The state transition of the processor will be briefly polds the present processor state.

executed in this supervisor state, the processor returns to the supervisor state. When an interrupt return instruction is interrupt occurs in this user state, the processor transits to the address 68, and writes the data value 69 read out from the 40 program, the processor state is the user state. When an When the processor is processing a normal application described.

50 processor returns to the previous supervisor state. instruction is executed in this new supervisor state, the to the next supervisor state. When the interrupt return state, the processor transits from the current supervisor state interrupt return instruction is executed in the supervisor On the other hand, if another interrupt occurs before the user state.

execution section 30. word 63 held in the instruction register 22 to the instruction instruction fetch section 20 also supplies the instruction read-out instruction word in the instruction register 22. The supplied to the instruction fetch section 20 as the branch 55 61 indicated by the program counter 21, and writes/holds the from the memory 10 on the basis of the instruction address instruction fetch section 20 reads out the instruction word 62 described next. When the processor is in the user state, the The operation of the processor shown in FIG. 3 will be

normal interrupt occurs in this user state, the processor dance with the decoding result. If no break-interrupt or and executes processing of the supplied instruction in accortion word 63 supplied from the instruction fetch section 20 The instruction execution 'section 30 decodes the instruc-

break-interrupt, the instruction fetch section 20 notifies the However, when the instruction fetch section 20 detects a 65 repeats the above operation.

> the OR circuit 26. mination signals representing the determination results to fied. The determination sections 25.0 to 25., supply deterthat the instruction break generation condition is not saus-

break-interrupt using an interrupt notification signal 67. the OR circuit 26 detects a break-interrupt by an instruction condition is satisfied for at least one determination section, tions 22.0 to 25.4. When the instruction break generation mination signals supplied from all the determination sec-The OR circuit 26 performs OR operation to the deter-

general-purpose register 55 designated by the register writes a data value 70 obtained by this calculation in the section 50, which is designated by a register address 68, and from a general-purpose register (GR) 55 in the register executes calculation on the basis of a data value 69 read out calculation instruction, the instruction execution section 30 section 20. For example, if the supplied instruction is a instruction word 63 supplied from the instruction fetch 15 the interrupt state in accordance with the instruction of the such as calculation, branch, data load/store, or return from The instruction execution section 30 executes processing

register address 68. data in the general-purpose register 55 designated by the corresponds to the effective address, and writes the read-out read data 71 from an area of the memory 10, which register 55 designated by the register address 68, reads out 10 from the data value 69 read out from the general-purpose tion section 30 obtains the effective address on the memory plied instruction is a load instruction, the instruction execudestination to the instruction fetch section 120. If the suption 30 supplies the instruction address 64 of the branch branch condition is satisfied, the instruction execution sec-If the supplied instruction is a branch instruction, and the address 68.

to the effective address. address 68 in an area of the memory 10, which corresponds general-purpose register 55 designated by the register general-purpose register 55 designated by the register on the memory 10 from the data value 69 read out from the instruction execution section 30 obtains the effective address When the supplied instruction is a store instruction, the

section 50, processing of restoring the operation information interrupt, which is held in each register of the register specifically, on the basis of operation information before the executes the return operation from the interrupt state. More from the interrupt state, the instruction execution section 30 When the supplied instruction is an instruction for return

destination address 65. (EPCR) 52 is read out, and the read-out return address is simultaneously, the value of a return address register 53 is written in a present state register (PSR) 54, and In this case, the value of a previous state register (EPSR) before the interrupt is executed.

instruction break or software break. interrupt and discriminated from a break-interrupt by an signal 74. The interrupt due to an error is called a normal section 40 of the interrupt using an interrupt notification instruction execution section 30 notifies the interrupt control instruction by the instruction execution section 30, the or data overflow is detected in executing a calculation When an interrupt due to an error such as division by zero

interrupt notification signal 74 for a normal interrupt from break-interrupt from the instruction fetch section 20, or the When receiving the interrupt notification signal 67 for a

Docum ent ID	υ	Title	Current OR
EP 60592 7 A		Very long word processor architecture - distributes instructions to selected functional units which access register file via switching matrices that reduce number of parallel ports	

s senting the instruction break operation invalid state is writcorresponding to the breakpoint registers 24.0 to 24., in the instruction break detection section 23, the value "0" repretion break, for an entry of interest in the entries #0 to #n To cancel execution of the break-interrupt by an instruc-

struction for implementing the software break scheme by a FIG. 4 is a block diagram showing a conventional con-

ten in the flag register 24b.

In FIG. 4, the same reference numerals as in FIG. 3 denote breakpoint instruction.

due to an instruction address conversion error or the like, an Referring to FIG. 4, when detecting a normal interrupt detailed description thereof will be omitted. the same functional parts as in FIG. 3, respectively, and a

15 section 40 of the normal interrupt using an interrupt notatiinstruction fetch section 20 notifies an interrupt control

software break-interrupt using an interrupt notification sigdance with the interrupt. Thus, the processor transits from 20 section 30 notifies the interrupt control section 40 of the an instruction execution section 30, the instruction execution maturetion supplied from the instruction fetch section 20 by When a breakpoint instruction is supplied in executing an cation signal 81.

25 in the software break scheme. breakpoint table held by the instruction execution section 30 FIG. 5 is a representation showing the construction of a

a breakpoint operation valid state while a value "0" means whether the breakpoint operation is valid. A value "1" means Referring to FIG. 5, a column "VALID" represents

35 interrupt. For this reason, in canceling the breakpoint with a breakpoint instruction for generating a breakword. The breakpoint target instruction word is replaced "INSTRUCTION" holds a breakpoint target instruction breakpoint at which execution is to be stopped. A column A column "ADDRESS" holds the target address of a a breakpoint operation invalid state.

in the column "INSTRUCTION", and the value "1" repre-"ADDRESS", a breakpoint target instruction word is written representing a breakpoint is written in the column breakpoint table shown in FIG. 5, an instruction address 40 instruction, for an entry of interest in entries #0 to #n of the To set execution of a break-interrupt by a breakpoint INSTRUCTION" point target instruction word held in the column operation, restoration is done using the data of the break-

55 value "0" representing the breakpoint operation invalid state point instruction. In addition, for the entry of interest, the "INSTRUCTION" is read out and replaced with a breakbreakpoint target instruction word written in the column entries #0 to #n of the breakpoint table shown in FIG. 5, the destination address 65, and sets the instruction address in 50 by a breakpoint instruction, for an entry of interest in the Contrastingly, to cancel execution of the break-interrupt generating a break-interrupt. tion word is replaced with a breakpoint instruction for

column "VALID". In addition, the breakpoint target instruc-

45 senting the breakpoint operation valid state is written in the

Software Pipelining" N. J. Warter etc. IIICSS-26 Conference 65 Univ. 1996, and "The Benefit of Predicated Execution for Instruction Set" D. N. Pnevmatikatos PDH Paper Wisconsin 1994, "Incorporating Guarded Execution into Existing cation ver. 1.0, "Vinod Kathail Etc HPL 93-80 February have been proposed ("HPL PlayDoh Architecture Specifi-60 including a conditional instruction or predicated execution processing performance. For this purpose, techniques instruction use frequency low in order to improve the Recent processors are required to make the branch "ALLD" amulco oh ni notitrw zi

Proceedings January 1993 Vol. 1, pp. 497-606).

of the normal interrupt using the interrupt notification signal execution section 30 notifies the interrupt control section 40 tion section 30 detects a normal interrupt, the instruction interrupt notification signal 67. When the instruction execuinterrupt control section 40 of the break-interrupt using the

tollows. section 20 and register section 50 to perform processing as interrupt control section 40 controls the instruction fetch tion fetch section 20 or instruction execution section 30, the When receiving the interrupt notification from the instruc-

rently indicated instruction address 73 from the program First, the interrupt control section 40 reads out the cur-

The interrupt control section 40 also reads out the prothe return address register 52. counter 21 and writes the read-out instruction address 73 in

fetch section 20 and sets the address value in the program handler corresponding to the interrupt to the instruction section 40 also supplies the start address 66 of the interrupt the user state to the supervisor state. The interrupt control register 54, the processor state that has transited in accorprevious state register 53 and, also writes, in the present state state register 54, writes the read-out processor state in the cessor state (user state) before the interrupt from the present

instruction word to the instruction execution section 30. tion word in the instruction register 22, and then supplies the program counter 21, temporarily holds the read-out instruc- 30 address 66 of the interrupt handler, which is set in the the instruction fetch section 20 in accordance with the start reads out the instruction word 62 of the interrupt handler to The processor which has transited to the supervisor state

interrupt handler corresponding to the interrupt is ended, the address of the interrupt handler. When processing of the instruction word 63 sequentially supplied toward the end tion section 30 repeats the operation of executing the with the decoding result. At this time, the instruction execuinstruction word 63 and executes processing in accordance The instruction execution section 30 decodes the supplied

address to the instruction fetch section 20 as the branch the return address register 52, supplies the instruction which the processor will return from the interrupt state from section 30 also reads out the original instruction address to supervisor state to the user state. The instruction execution state register 54. Thus, the processor transits from the previous state register 53 and writes the value in the present instruction execution section 30 reads out the value of the When receiving the interrupt return instruction, the processor executes the interrupt return instruction.

remaining part of the application program corresponding to instruction execution section 30 executes processing of the instruction word to the instruction execution section 30. The 62 in the instruction register 22, and then supplies the from the memory 10, temporarily holds the instruct ion word reads out the instruction word 62 for the normal operation the program counter 21, the instruction fetch section 20 On the basis of the original instruction address 61 set in the program counter 21.

representing the instruction break operation valid state is is written in the address register 24a, and the value "1" break detection section 23, the target address of a breakpoint ing to the breakpoint registers 24.0 to 24., in the instruction break, for an entry of interest in entries #0 to #n correspond-To set execution of a break-interrupt by an instruction

written in the flag register 24b.

the normal operation.

	Docum ent ID	υ	Title	Current OR
1	JP 20031 34000 A		DATA TRANSCEIVING EQUIPMENT AND COMMUNICATION APPARATUS	
2	JP 20030 37572 A	⊠	SCHEDULING SYSTEM	
3	JP 20020 99930 A	⋈	SEAT RESERVATION TICKET ISSUING MACHINE AND TICKET-ISSUING MACHINE	
4	JP 20010 53829 A	⊠	DEVICE AND METHOD FOR CONTROLLING COMMUNICATION	
5	JP 20001 49090 A	⊠	AUTOMATIC CHANGE DISPENSER	
6	JP 11268 376 A	☒	PORTABLE PRINTER	
7	JP 08292 824 A	☒	CIRCUIT AND METHOD FOR COMPUTER RESET CONTROL	-
8	JP 08221 334 A	☒	DEVICE AND METHOD FOR SETTING DEVICE ADDRESS	
<u>و</u>	JP 08171 669 A	Ø	CHANGE CERTIFICATION TICKET ISSUING DEVICE	-
10	JP 06202 896 A	☒	SYSTEM STORAGE DEVICE	
11	JP 05266 280 A	☒	TICKET ISSUING MACHINE PROVIDED WITH REPAYMENT FUNCTION	3
12	JP 05225 361 A	☒	REGISTER REWRITING SYSTEM	
13	JP 05143 198 A	☒	INFORMATION PROCESSOR	
14	JP 05016 746 A	⋈	COMMUNICATION DEVICE FOR MOBILE BODY	
15	JP 03189 845 A	⊠	HIERARCHICAL MEMORY SYSTEM AND CACHE MEMORY SUBSYSTEM	
16	JP 01204 150 A	⊠	INFORMATION PROCESSOR	
17	JP 60163 139 A	☒	MICROCOMPUTER	
18	JP 57203 156 A	☒	COMPUTER FOR CONTROL	
19	JP 57116 410 A	☒	KARMAN TYPE EQUALIZER	
20	WO 99611 99 A1	☒	METHOD AND APPARATUS FOR CHANGING OPERATING MODULES ON A COORDINATE POSITIONING MACHINE	
21	GB 22666 06 A	☒	A microprocessor with an external command mode for diagnosis and debugging	

dedicated to the break-interrupt. Thus, the operation infor-

interrupt handler is generated as part of an application, the even within the interrupt inhibition period. Hence, when an diately before interrupt return, so a break-interrupt can occur In the conventional interrupt scheme using a breakpoint 10 immediately after the normal interrupt operation and immeinterrupt can be held even within interrupt inhibition periods processor operation information at the time of break-More specifically, according to the present invention, the

interrupt handler can be completely debugged.

interrupt notification in accordance with an AVD operation

tion section and the determination signal output from the

the detection signal output from the instruction break detec-

a logical operation section for performing AMD operation to

determination signal representing a determination result, and

section for determining whether or not a condition of the

representing a detection result, a condition determination

set in a register, is read out, and outputting a detection signal

to an instruction address representing a breakpoint, which is

break detection section for detecting an instruction break in

section and a determination result from the condition deter-

control section for controlling a break-interrupt on the basis

condition of the conditional instruction is satisfied, and a

determination section for determining whether or not a

strittsty position of an instruction sequence, a condition

function of executing a conditional instruction, comprising

apparatus applied to a data processing system having a

present invention, there is provided an interrupt control

interrupt state is set. Hence, a break-interrupt can be gen-

without preparing the flag representing whether the break-

tion before the break-interrupt can be accurately restored

the normal interrupt state, the processor operation informa-

from a break-interrupt state or normal interrupt state. For

return instruction whether the operation is a return operation

specified in accordance with the contents of an interrupt

invention, in returning from the interrupt state, it can be

restored, and a break-interrupt can occur even within the

tion information before the break-interrupt can be accurately inhibition period by a normal interrupt, the processor opera-

whether the break-interrupt state is set. For this reason, even

normal interrupt state by referring to a flag representing

operation is a return operation from a break-interrupt state or

ing from an interrupt state, it can be specified whether the

operation from the break-interrupt state can be executed

which is to be held when a break-interrupt occurs, the return

processor operation information before a break-interrupt,

For example, only an instruction address is held as the

with minimum necessary operation information.

Additionally, according to the present invention, in return-

interrupt inhibition period by the normal interrupt.

According to another characteristic feature of the present

In order to achieve the second object, according to the

45 a break detection section for detecting a breakpoint set at an

50 of a breakpoint detection result from the break detection

More specifically, the apparatus comprises an instruction

55 accordance with whether or not an instruction corresponding

mination section.

60 read-out conditional instruction is satisfied and outputting a

65 condition determination section and sending a break-

interrupt inhibition period by a normal interrupt.

interrupt. Hence, a break-interrupt can occur even within an by the operation information saved at the time of breakreturning from the normal interrupt state is not overwritten mation before a normal interrupt, which is required for

instruction break generation condition is satisfied while the instruction, execution of the program is interrupted when the tion set in each of the breakpoint registers 24.0 to 24., of the

condition of the conditional instruction is not satisfied. reason, in debugging a program containing a conditional instruction break detection section 23 is satisfied. For this slways occurs when the instruction break generation condiinstruction break, as shown in FIG. 3, a break-interrupt However, in the conventional interrupt scheme using an

not satisfied. supplied while the condition of the conditional instruction is the program is interrupted when the breakpoint instruction is program containing a conditional instruction, execution of in advance is supplied. For this reason, in debugging a occurs when a breakpoint instruction that has been replaced instruction, as shown in FIG. 4, a break-interrupt always

containing a conditional instruction depending on whether generation of a break-interrupt in debugging a program It is the second object of the present invention to control break-interrupt even within the interrupt inhibition period. It is the first object of the present invention to generate a 20

SUMMARY OF THE INVENTION

the condition of the conditional instruction is satisfied. 25 for a break-interrupt that has occurred within the interrupt

40 crated using a small hardware resource. 35 this reason, even for a break-interrupt that has occurred in In order to achieve the first object, according to the

interrupt operation state to a state before the interrupt. and thereby returning a state of the processor from an contents specified by the return operation specifying section, information holding section in accordance with operation holding section or operation information held in the second re-setting operation information held in the first information interrupt operation, and an interrupt return section for interrupt state is to be performed in returning from an a normal interrupt state or a return operation from a breaksection for specifying whether or not a return operation from before the break-interrupt, a return operation specifying of a break-interrupt operation information of the processor second information holding section for holding, at the time operation information of a processor before the interrupt, a holding section for holding, at the time of a normal interrupt, function of break-interrupt, comprising a first information apparatus baving a function of normal interrupt and a present invention, there is provided an interrupt control

second information holding section in accordance with a information holding section and operation information in the and restoring one of operation information in the first the interrupt state to a state before the interrupt, selecting the break-interrupt state, and in returning the processor from for showing whether or not the break-interrupt state is set, to from the first information holding section and setting a flag interrupt in a second information holding section different operation information of the processor before the breakholding section, when a break-interrupt occurs, holding a processor before the normal interrupt in a first information a normal interrupt occurs, holding operation information of an interrupt control method, comprising the steps of, when According to the present invention, there is also provided

the break-interrupt is restored from the holding section break-interrupt, the processor operation information before dently of that for a normal interrupt. In returning from the a holding section dedicated to the break-interrupt indepenoperation information before the break-interrupt is saved in construction, when a break-interrupt occurs, processor According to the present invention having the above

value of the flag.

	Docum ent ID	σ	Title	Current OR
22	US 66091 65 B	×	Extended link service command transmitting apparatus used in computing environment, has primary port that receives notification regarding change in link service command from secondary port of fiber link having no fabric controller	***************************************
23	US 62726 24 B	Ø	Branch outcome prediction system includes register providing pattern of program control flow, that is modified based on summary of control flow activity of group of instructions fetched in given slot	
24	JP 08313 167 A	⊠	Integrated system of gas treatment with reusable inert gas - is connected to gas take-over port of hot static water pressuriser, providing substitution for pressure medium gas, etc.	
25	EP 58808 4 A	×	Lap-top or notebook portable computer with dedicated register group and peripheral controller bus - has dedicated register group between system bus and peripheral controllers, for temporarily storing control data, so that CPU reads and writes to group through system bus, and controllers read and write to group via controller bus	
26	GB 22666 06 A	⊠	Computer circuit with external command mode for diagnosis and debugging - responds to series of stored instructions from computer memory and operates in external command mode responsive to externally generated instruction and externally generated command	
27	RD 31312 4 A	⊠	Transmission oil life diagnostic method for motor vehicle - using continuous recording of oil stress dependent on operating temperature to indicate remaining oil life	
28	GB 21433 61 A	×	Industrial plant simulator - has digital control and programmer for affecting plant operation and has indicators mounted on console	
29	CA 11450 21 A		Port event timing analysis system - uses register to store command timing data and timer to generate time interval signals for altering supervisory data	4.7

interrupt control apparatus according to the first embodiment FIG. 6 is a block diagram showing the construction of an

according to the first embodiment; 5 transition of a processor in the interrupt control apparatus FIG. 7 is a representation showing an example of state of the present invention;

state transition of the processor in the interrupt control FIG. 8 is a representation showing another example of

interrupt control apparatus according to the second embodi-FIG. 9 is a block diagram showing the construction of an spparatus according to the first embodiment;

12 interrupt control apparatus according to the third embodi-FIG. 10 is a block diagram showing the construction of an ment of the present invention;

interrupt control apparatus according to the fourth embodi- $\overline{\mathrm{HG}}$. It is a block diagram showing the construction of an ment of the present invention;

interrupt control apparatus according to the fifth embodi-FIG. 12 is a block diagram showing the construction of an ment of the present invention;

ment and also the following sixth to ninth embodiments of of an interrupt return instruction used in the fifth embodi-FIG. 13 is a representation showing the instruction form ment of the present invention;

ment of the present invention; interrupt control apparatus according to the sixth embodi-FIG. 14 is a block diagram showing the construction of an the present invention;

interrupt control apparatus according to the seventh embodi-FIG. 15 is a block diagram showing the construction of an

35 interrupt control apparatus according to the eighth embodi-FIG. 16 is a block diagram showing the construction of an ment of the present invention;

interrupt control apparatus according to the ninth embodi-FIG. 17 is a block diagram showing the construction of an ment of the present invention;

embodiment of the present invention for implementing an data processing system (processor) according to the 10th FIG. 18 is a block diagram showing the construction of a ment of the present invention;

FIG. 19 is a block diagram showing the construction of a instruction break scheme by a hardware mechanism;

50 instruction break scheme by a hardware mechanism; embodiment of the present invention for implementing an data processing system (processor) according to the 11th FIG. 20 is a block diagram showing the construction of a determination section according to the 10th embodiment;

ss embodiment of the present invention for implementing an data processing system (processor) according to the 12th FIG. 22 is a block diagram showing the construction of a determination section according to the 11th embodiment; FIG. 21 is a block diagram showing the construction of a

data processing system (processor) according to the 13th determination section according to the 12th embodiment, FIG. 23 is a block diagram showing the construction of a instruction break scheme by a hardware mechanism;

FIG. 25 is a block diagram showing the construction of a instruction break scheme by a hardware mechanism; embodiment of the present invention for implementing an FIG. 24 is a block diagram showing the construction of a

data processing system (processor) according to the 14th FIG. 26 is a block diagram showing the construction of a es determination section according to the 13th embodiment;

> determination result. controlling break-interrupt processing in accordance with a not a condition of the conditional instruction is satisfied and instruction break detection, determining whether or with the break-interrupt notification supplied from the section for, in an interrupt handler activated in accordance 10 cation in accordance with a detection result, and a control a register, is read out, and sending a break-interrupt notifiinstruction address representing a breakpoint, which is set in dance with whether or not an instruction corresponding to an detection section for detecting an instruction break in accorconditional instruction, comprising an instruction break data processing system having a function of executing a there is provided an interrupt control apparatus applied to a According to another aspect of the present invention,

> interrupt processing in accordance with a determination conditional instruction is satisfied and controlling breaksection, determining whether or not a condition of the notification supplied from the software break detection handler activated in accordance with the break-interrupt 25 detection result, and a control section for, in an interrupt sending a break-interrupt notification in accordance with a trary position of an instruction sequence is executed and with whether a breakpoint instruction replaced at an arbition section for detecting a software break in accordance 20 conditional instruction, comprising a software break detecdata processing system having a function of executing a there is provided an interrupt control apparatus applied to a According to still another aspect of the present invention,

and a determination result of the conditional instruction. interrupt on the basis of a detection result of the breakpoint conditional instruction is satisfied, and controlling the breaksequence, determining whether or not a condition of the a breakpoint set at an arbitrary position of an instruction a conditional instruction, comprising the steps of detecting in a data processing system having a function of executing an interrupt control method of controlling a break-interrupt According to the present invention, there is also provided

program execution can be inhibited. conditional instruction is not satisfied, an interrupt of the program execution is interrupted. When the condition of the when the condition of the conditional instruction is satisfied, debugging a program including a conditional instruction, of the determination result of the condition. Hence, in supplied instruction is a conditional instruction, on the basis instruction break or software break but also, when the the basis of the detection result of a breakpoint such a an construction, a break-interrupt can be controlled not only on According to the present invention having the above

BRIEF DESCRIPTION OF THE DRAWINGS

spparatus; transition of a processor in a conventional interrupt control HG. I is a representation showing an example of state

state transition of the processor in the conventional interrupt HG. 2 is a representation showing another example of

processor for implementing the conventional instruction FIG. 3 is a block diagram showing the construction of a course substants;

FIG. 4 is a block diagram showing the construction of a preak scheme;

processor for implementing the conventional software break

preakpoint table used in the software break scheme; FIG. 5 is a representation showing the construction of a

	•	ocum ent ID	ט	Title	Current OR
1	0: 6	0040 3989 A1		Methods and apparatus for meta-architecture defined programmable instruction fetch functions supporting assembled variable length instruction processors	712/205
2	0:	0040 3086 A1	⊠	Conditional execution control head in a vliw processor	712/24
3	0: 9	0040 1559 A1	⊠	Network processor architecture	709/232
4	0 (2	0040 0321 A1	⊠	Data processor	712/229
5	22 3	0030 2600 A1	⊠	Information processor having delayed branch function	712/238
6	2: 4	0030 1252 A1	⊠	Test access circuit and method of accessing embedded test controllers in integrated circuit modules	702/120
7	2 (9	0030 0053 Al	⊠	Function unit based finite state automata data structure, transitions and methods for making the same	717/161
8	19 7	0030 9619 A1		Methods and systems for integrated scheduling and resource management for a compiler	717/161
9	19	0030 9604 A1	⊠	Data cache system	711/128
1	0 1	0030 7734 Al		Non-stalling circular counterflow pipeline processor with reorder buffer	712/219
1	1 15	0030 5435 A1	⊠	Apparatus and method for dispatching very long instruction word having variable length	712/24
1	2 14 6	0030 4511 Al	⊠	System for communication with a storage area network	709/249
1	3 12 4	0030 2640 Al	⊠	Data processing system, array-type processor, data processor, and information storage medium	712/15
1	4 09 5	0030 9365 A1	⊠	Multithread embedded processor with input/output capability	712/228
1	3 0.	0030 7453 Al	⊠	Instruction pair detection and pseudo ports for cache array	711/125
1	0'2	0030 7453 A1	⊠	Instruction pair detection and pseudo ports for cache array	711/123
1	′ o	S 0030 0523 A1		Hardware emulation of parallel ATA drives with serial ATA interface	711/131

FIG. 47 is a flow chart showing the first example of processing by an instruction break-interrupt handlet accord-

ing to the 18th embodiment; FIG. 48 is a representation showing the first example of construction of a breakpoint table used in the 18th embodi-

FIG. 49 is a flow chart showing the second example of processing by the instruction break-interrupt handler accordances.

ing to the 18th embodiment;

FIG. 50 is a flow chart showing the third example of processing by the instruction break-interrupt handler accord-

ing to the 18th embodiment;
FIG. 51 is a representation showing the second example
as of construction of the breakpoint table used in the 18th

embodiment; FIG. 52 is a flow chart showing the fourth example of processing by the instruction break-interrupt handler according to the 18th embodiment;

FIG. 53 is a flow chart showing the fifth example of processing by the instruction break-interrupt handler according to the 18th embodiment;

FIG. 54 is a flow chart showing processing by an instruction break-interrupt handler according to the 19th embodiment;

construction of a breakpoint table used in the 19th embodiment;

FIG. 55 is a representation showing the first example of

FIG. **56** is a representation showing the second example of construction of the breakpoint table used in the 19th embodiment;

FIG. 57 is a flow chart showing processing by an instrucion break-interrupt handler according to the 20th embodias ment;

FIG. 58 is a flow chart showing processing by an instruction break-interrupt handler according to the 21st embodi-

FIG. 59 is a representation showing the first example of construction of a breakpoint table used in the 22nd embodiment of the present invention;

FIG. **60** is a representation showing the second example of construction of the breakpoint table used in the 22nd embodiment; and

FIG. 61 is a representation showing the third example of construction of the breakpoint table used in the 22nd embodiment.

LEST ENDOT OF STATE OF STATE

Hereinafter, embodiments of the present invention will be described with reference to drawings.

First Embodiment

FIG. 6 is a block diagram showing the construction of an interrupt control apparatus according to the first embodiment of the present invention.

Referring to FIG. 6, reference numeral 410 denotes a memory which stores programs including an application and memory which stores programs including an application and interrupt handler; 420 denotes an instruction fetch section; 440 denotes an instruction section; 440 denotes an instruction fetch section 420 comprises an instruction. The instruction fetch section 420 comprises an instruction fetch section 420 comprises an instruction word register 421, a program counter 422, and an instruction word register 423. The instruction fetch controller 421

embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism; FIG. 27 is a block diagram showing the construction of a

determination section according to the 14th embodiment; FIG. 28 is a block diagram showing the construction of a

data processing system (processor) according to the 15th embodiment of the present invention for implementing an instruction break scheme by a hardware mechanism;

FIG. 29 is a block diagram showing the first construction of a determination section according to the 15th embodiment:

FIG. 30 is a block diagram showing the second construction of the determination section according to the 15th

embodiment; FIG. 31 is a block diagram showing the third construction of the determination section according to the 15th embodi-

of the determination section according to the 15th embodiment;

Hig. 32 is a block diseasm showing the fourth construc-

FIG. 32 is a block diagram showing the fourth construction of the determination section according to the 15th 20 embodiment;

FIG. 33 is a block diagram showing the fifth construction of the determination section according to the 15th embodi-

ment; ment; FIG. 34 is a block diagram showing the construction of a 25

data processing system (processor) according to the 16th instruction break scheme (processor) according to the 16th instruction break scheme (processor) according to the 16th instruction break scheme by a hardware mechanism;

FIG. 35 is a block diagram showing the first construction of a determination section according to the 16th embodiment;

FIG. 36 is a block diagram showing the second construction of the determination section according to the 16th embodiment;

FIG. 37 is a block diagram showing the third construction of the determination section according to the 16th embodi-

ment. FIG. 38 is a block diagram showing the fourth construction of the determination section according to the 16th

embodument; FIG. 39 is a block diagram showing the fifth construction

of the determination section according to the 16th embodiment;

FIG. 40 is a block diagram showing the construction of a 45 data processing system (processor) according to the 17th construction of the present invention for implementing an instruction break scheme by a hardware mechanism; embodiment.

FIG. 41 is a block diagram showing the first construction of a determination section according to the 17th embodi-50

FIG. 42 is a block diagram showing the second construction of the determination section according to the 17th

FIG. 43 is a block diagram showing the third construction of the determination section according to the 17th embodi-

FIG. 44 is a block diagram showing the fourth construction of the determination section according to the 17th

embodiment, the determination section according to the 17th

FIG. 45 is a block diagram showing the fifth construction of the determination section according to the 17th embodi-

FIG. 46 is a block diagram showing the construction of a 65 determination section according to the 18th to 21st embodi-

ments of the present invention;

	Docum ent ID	U	Title	Current OR
18	US 20020 14409 2 A1	⊠	Handling of loops in processors	712/217
19	US 20020 14408 8 A1		Apparatus and method for issue grouping of instructions in a VLIW processor	712/210
20	US 20020 13378 4 A1	☒	Automatic design of VLIW processors	716/1
21	US 20020 12091 4 A1	☒	Automatic design of VLIW processors	716/17
22	US 20020 10802 6 A1	☒	Data processing apparatus with register file bypass	712/218
23	US 20020 09992 8 A1	⊠	Non-stalling circular counterflow pipeline processor with reorder buffer	712/216
24	US 20020 08783 5 A1	Ø	Method and apparatus for improving dispersal performance in a processor through the use of no-op ports	712/215
25	US 20020 05292 6 A1	⊠	Thread suspension system and method using trapping instructions	709/217
26	US 20020 04290 8 A1	⊠	Compiler parallelizing schedule method	717/149
27	US 20020 02320 3 A1	☒	Memory access debug facility	712/227
28	US 20020 00263 9 A1	⊠	Methods and apparatus for loading a very long instruction word memory	710/22
29	US 20010 05205 3 A1	⊠	Stream processing unit for a multi-streaming processor	711/138
30	US 20010 04218 7 A1	⊠	VARIABLE ISSUE-WIDTH VLIW PROCESSOR	712/2
31	US 20010 03230 4 A1	⊠	Processor for making more efficient use of idling components and program conversion apparatus for the same	712/24
32	US 20010 02347 9 A1	⊠	Information processing unit, and exception processing method for specific application-purpose operation instruction	712/209
33	US 20010 01690 1 A1	⊠	Communicating instruction results in processors and compiling methods for processors	712/217
34	US 20010 01690 0 A1	⊠	Dynamic allocation of resources in multiple microprocessor pipelines	712/215

control section 440 of the break-interrupt using a break-interrupt notification signal 485. When a normal interrupt due to an error such as division by zero or data overflow is detected in executing a calculation instruction, the instruction ton execution controller 432 notifies the interrupt control section 440 of the normal interrupt using a normal interrupt notification signal 486.

In accordance with the break-interrupt generation instruction supplied from the instruction word decoder 431, the 10 breakpoint controller 433 notifies the interrupt control section 440 of the break-interrupt using a break-interrupt notification signal 487.

The interrupt return controller 434 executes a return operation from the interrupt state in accordance with the interrupt return instruction supplied from the instruction world decoder 434. At this time, the interrupt return controller 434 specifies, on the basis of pieces of operation information before the interrupt, which are held by registers in mation before the interrupt, which are held by registers in operation from a normal interrupt state or break-interrupt operation from a normal interrupt aste or break-interrupt state, and restores the operation information before the interrupt.

The interrupt control section 440 comprises a normal interrupt controller 441 and break-interrupt controller 442.

When receiving the normal interrupt notification signal 479 from the instruction fetch section 420 or the normal interrupt notification signal 486 from the instruction execution section 430, the normal interrupt controller 441 controls the instruction for interrupt controller 441 controls the instruction from 650 to execute a first section 420 and register section 450 to execute a first section 420 and register section 450 to execute a

shift operation to the normal interrupt state.

When receiving the normal interrupt notification signal 479 or 486, the normal interrupt controller 441 reads out an instruction address 488 at the time of normal interrupt from the instruction fetch section 420, supplies a start address 476 of the normal interrupt address in the program counter 422. The normal interrupt controller 441 also writes received pieces of information on the instruction address at the time of normal information on the instruction address at the time of normal information on the instruction address at the time of normal information in the register section 450.

When receiving the break-interrupt notification signal 478 from the instruction fetch section 420 or one of the breakinterupt notification signals 485 and 487 from the instruction to execution section 430, the break-interrupt controller section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation to the break-interrupt section 450 to execute a shift operation at the break-interrupt section 450 to execute a shift operation at the break-interrupt section 450 to execute a shift operation at the break-interrupt section 450 to execute a shift operation at the break-interrupt section at the break-interrupt section

When receiving the break-interrupt notification signal 478, 485, or 487, the break-interrupt controller 442 loads an instruction address 489 at the time of break-interrupt from the instruction fetch section 420, sud sets the address in the program counter 422. The break-interrupt bandler 442 also writes received section 420, and sets the address in the program counter 422 pieces of information on the break-interrupt, e.g., pieces of information on the break-interrupt, e.g., pieces of information on the treak-interrupt, e.g., pieces of information in registers in the register section 450.

Interrupt in registers in the register section 450.

The register section 450 includes the general-purpose or register 451 for holding data to be used for calculation or the like by the instruction execution section 430, and registers 452 to 457 for holding data to be used for interrupt control (to be described below). The registers 452 to 457 for interrupt control will be described below.

The normal return address register (EPCR) 452 holds the original instruction address (the value 488 of the program counter 422 at the time of normal interrupt) to which the

reads out an instruction word 472 from the memory 410 on the basis of an instruction address 471 indicated by the program counter 422 and writes/holds the read-out instruction tion word in the instruction register 423. The instruction fetch section 420 also supplies an instruction word 473 held in the instruction register 423 to the instruction execution section 430.

When an instruction address 474 of a branch destination or an instruction address 475 for return from the interrupt state is supplied from the instruction execution section 430, handlet or an instruction address 477 of a break-interrupt handlet is supplied from the interrupt control section 440, the instruction fetch section 420 writes the supplied instruction the interrupt counter 422. Otherwise, the tion address in the program counter 422. Otherwise, the value of the program counter A21 is incremented by one to read out the next instruction word sequentially.

When a break-interrupt by an instruction breakpoint or a tep execution is detected in reading out the instruction word 472 from the memory 410, the instruction fetch controller interrupt using a break-interrupt notification signal 478.

When a normal interrupt due to an instruction address conversion error or the like is detected, the instruction fetch controller 421 notifies the interrupt control section 440 of someonler 421 notifies the interrupt control section 440 of segmal 479.

The instruction execution section 430 comprises an instruction word decoder 431, an instruction execution controller 432, a breakpoint controller 433, and an interrupt return controller 434. The instruction word decoder 431 decodes the instruction word 473 supplied from the instruction for 420.

If the supplied instruction word \$473 is an instruction word for generating a break-inferrupt by a software breakpoint, a break-inferrupt generation instruction is supplied to the breakpoint controller \$433. If the supplied instruction word \$473 is an instruction word for returning the processor from the interrupt state, an instruction word of supplied instruction to the interrupt return controller \$434. If the supplied instruction to the instruction is supplied to the instruction is supplied to the instruction execution decoded instruction is supplied to the instruction execution controller \$432.

The instruction execution controller 432 executes processing such as calculation, branch, or data load/store in accordance with the instruction supplied from the instruction word decoder 431. For example, if the supplied instruction is a calculation instruction, the instruction execution compared fread out from a general-purpose register (GR) 451 in the register section 450, which is designated by a register register section 450, which is designated by this address 480, and writes a data value 482 obtained by this register address 480, and writes a data value 482 obtained by this register address 480.

If the supplied instruction is a branch instruction, and the branch condition is satisfied, the instruction execution condessed the instruction address 474 of the branch destination to the instruction fetch section 420. If the supplied instruction is a load instruction or a store instruction, address on the memory 410 from the data value 481 tead out from the general-purpose register 451 designated by the register address 480, and reads out read data 483 or writes write data 484 from/in an area of the memory 410, which corresponds to the effective address.

When detecting a break-interrupt by a data breakpoint, the instruction execution controller 432 notifies the interrupt

ſ		Docum	_		
		ent ID	U	Title	Current OR
	35	US 20010 01494 0 A1	☒	Dynamic allocation of resources in multiple microprocessor pipelines	712/218
	36	US 20010 01493 9 A1	☒	Dynamic allocation of resources in multiple microprocessor pipelines	712/218
•	37	US 20010 01134 2 A1	⊠	Methods and apparatus for dynamic instruction controlled reconfigurable register file with extended precision	712/16
1	38	US 20010 01007 3 A1	☒	Non-stalling circular counterflow pipeline processor with reorder buffer	712/218
.	39.	US 66912 22 B2	☒	Non-stalling circular counterflow pipeline processor with recorder buffer	712/219
	40	US 66843 20 B2	⊠	Apparatus and method for issue grouping of instructions in a VLIW processor	712/24
	41	US 66683 16 B1	Ø	Method and apparatus for conflict-free execution of integer and floating-point operations with a common register file	712/221
	42	US 66548 70 B1	☒	Methods and apparatus for establishing port priority functions in a VLIW processor	712/24
	43	US 66548 69 B1	☒	Assigning a group tag to an instruction group wherein the group tag is recorded in the completion table along with a single instruction address for the group to facilitate in exception handling	712/24
	44	US 66548 34 B1	☒	Method and apparatus for data transfer employing closed loop of memory nodes	710/107
	45	US 66512 47 B1	☒	Method, apparatus, and product for optimizing compiler with rotating register assignment to modulo scheduled code in SSA form	717/161
	46	US 66512 22 B2	☒	Automatic design of VLIW processors	716/1
	47	US 66292 32 B1	⊠	Copied register files for data processors having many execution units	712/29
4.	48	US 66222 34 B1	☒	Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions	712/22
	49	US 65980 63 B1	⊠	Fast calculation of (A/B)K by a parallel floating-point processor	708/606
	50	US 65947 13 B1	×	Hub interface unit and application unit interfaces for expanded direct memory access processor	710/31
	51	US 65811 87 B2	☒	Automatic design of VLIW processors	716/1
	52	US 65747 24 B1		Microprocessor with non-aligned scaled and unscaled addressing	711/220
	53	US 65713 29 B1	⊠	Detection of overwrite modification by preceding instruction possibility of fetched instruction code using fetched instructions counter and store target address	712/205
	54	US 65606 74 B1	Ø	Data cache system	711/118
	55	US 65534 85 B2		Non-stalling circular counterflow pipeline processor with reorder buffer	712/219

interrupt state 202-break-interrupt state 204-normal state transition shown in FIG. 7: normal state 201-normal FIG. 6 will be described next by exemplifying the processor The operation of the interrupt control apparatus shown in normal state 250 or normal interrupt state 251, 252, or 253. 254, 255, 256, or 257, the processor returns to the previous 264, 268, 270, or 272 is executed in the break-interrupt state 255, 256, or 257. When a break-interrupt return instruction 253, the processor transits to the break-interrupt state 254, the normal state 250 or normal interrupt state 251, 252, and When a break-interrupt 263, 267, 269, or 271 occurs in processor returns to the previous normal interrupt state 251. tion 266 is executed in this normal interrupt state 252, the interrupt state 252. When a normal interrupt return instrucfrom the normal interrupt state 251 to the next normal 262 in the normal interrupt state 251, the processor transits before execution of the normal interrupt return instruction

interrupt 211 does not occur in this normal state 201, the received instruction. If the break-interrupt 213 or the normal troller 433 executes processing in accordance with the instruction execution controller 432 or the breakpoint controller 433 in accordance with the decoding result. The instruction execution controller 432 or the breakpoint coninstruction word 473 and supplies an instruction to the The instruction word decoder 431 decodes the received instruction register 423 to the instruction word decoder 431. 420 also supplies the instruction word 473 held in the in the instruction register 423. The instruction fetch section counter 422 and writes/holds the read-out instruction word of the instruction address 471 indicated by the program the instruction word 472 from the memory 410 on the basis instruction fetch controller 421 shown in FIG. 6 reads out When the processor is in the normal state 201, the interrupt state 202-normal state 201.

However, when the instruction fetch controller 421 or the instruction execution controller 432 detects the normal internation execution controller 432 detects the normal internation fetch controller 441 is notified of the normal internation fetch controller 421 or the normal internation fetch controller 421 or the normal internation execution controller 432. When receiving the normal internation execution controller 432. When receiving the normal interrupt notification from the instruction fetch controller 421 or the normal interrupt and the instruction execution execution controller 432, the normal interrupt and the instruction fetch accition 420 and the register section 450 to perform processing as follows.

First, the normal interrupt controller 441 reads out the presently indicated instruction address value 488 from the address value 488 in the normal return address register 452.

The normal interrupt controller 441 also reads out the processor state (normal state) before the normal interrupt processor state (normal state) before the normal interrupt from the processor state normal previous state register 453, and shownites the factor of the normal interrupt in the normal previous state register 453, and also writes the factor of the normal interrupt in the normal factor register 454.

Next, the normal interrupt controller 441 writes, in the present state register 457, the processor state that has transcent state register 457, the processor state that has transcent state accordance with the normal interrupt. The normal interrupt controller 441 also supplies the start address 476 of the interrupt handler corresponding to the normal interrupt to the instruction fetch section 420 and sets the address value to the instruction fetch section 420 and sets the address value in the program counter 422. Note that the flag register 456 seeps the initial value "0". Through the above-described process, the processor transits from the normal state 201 to the normal interrupt state 202.

processor will return from the normal interrupt state. The normal previous state register (EPSR) 453 holds the processor state before the normal interrupt (normal user state or supervisor state). The normal factor register (ECR) 454 holds the factor of a normal interrupt. The values of these 5 registers 452 to 454 are set at the time of normal interrupt. The normal return address register 452, normal previous state register 453, and normal factor register 454 constitute the first information holding section of the present invention. The break return address register (BEPCR) 455 holds the 10 original instruction address (the value 489 of the program original instruction address (the value 489 of the program

original instruction address (the value 489 of the program counter 422 at the time of break-interrupt) to which the processor will return from the break-interrupt state. The value of this register is set at the time of break-interrupt. This break return address register 455 constitutes the second 15 information holding section of the present invention. The instruction address set in the normal return address register 452 or break return address register 455 is supplied to the instruction fetch section 420 as the return address 475 in returning from the interrupt operation, and the address value is set in the program counter 422.

The flag register (BE) 456 represents whether a breakinterupt state is set. The value "0" indicates a non-breakinterupt state, and the value "1" indicates a break-interupt state, and the value "1" indicates a break-interupt state, the value transits from "0" to "1". In etuming from the break-interupt state, the value transits from "1" to "0". The flag register 456 constitutes the return operations specifying section of the present invention.

The present state register (PSR) 457 holds the current 30 processor state.

 ${\rm FIG.}~{\rm J}$ is a representation showing an example of state transition of the processor in the first embodiment.

Referring to FIG. 7, reference numeral 201 denotes a user state (to be referred to as a normal state hereinafter) without a normal inferrupt or a break-interrupt; 202 denotes a supervisor state (to be referred to as a normal interrupt state hereinafter) without any break-interrupt; and 203 and 204 denote supervisor states (to be referred to as a break-interrupt state beteinafter) having a break-interrupt. When the processor is processing a normal application, the processor state is the normal state 201.

When a normal interrupt 211 occurs in the normal state 202, the processor transits to the normal interrupt state 202.

When a normal interrupt state 202, the processor returns to the normal state 201. When a break-interrupt 213 or 215 occurs in the normal state 201 or normal interrupt state 202, the processor transits to the break-interrupt state 203 or 204. When a break-interrupt state 203 or 204. When a break-interrupt state 203 or 204. When a break-interrupt state 203 or 204. Some executed in the break-interrupt state 203 or 204. The processor returns to the normal state 201 or normal interrupt state 202 as 204.

FIG. 8 is a representation showing another example of state transition of the processor in the first embodiment.

Referring to FIG. 8, reference numeral 250 denotes a normal state of the processor; 251, 252, and 253 denote normal interrupt states of the processor, and 254, 255, 256, and 257 denote break-interrupt states of the processor. When the processor is processing a normal application, the processor is processing a normal application, the processor state is the normal application, the processor state is the normal state 250.

When a normal interrupt 261 occurs in the normal state 250, the processor transits to the normal interrupt state 251. When a normal interrupt state 251, the processor returns to the in the normal interrupt state 251, the processor returns to the normal state 250. If another normal interrupt 265 occurs

	Docum ent ID	υ	Title	Current OR
56	US 65499 30 B1	☒	Method for scheduling threads in a multithreaded processor	718/104
57	US 65394 67 B1	☒	Microprocessor with non-aligned memory access	711/219
58	US 65264 21 B1	☒	Method of scheduling garbage collection	707/206
59	US 64907 16 B1	☒	Automated design of processor instruction units	716/18
60	US 64534 05 B1	☒	Microprocessor with non-aligned circular addressing	711/201
61	US 64497 12 B1	☒	Emulating execution of smaller fixed-length branch/delay slot instructions with a sequence of larger fixed-length instructions	712/227
62	US 64306 77 B2	⊠	Methods and apparatus for dynamic instruction controlled reconfigurable register file with extended precision	712/210
63	US 64251 00 B1	☒	Snoopy test access port architecture for electronic circuits including embedded core with built-in test access port	714/724
64	US 64153 76 B1	☒	Apparatus and method for issue grouping of instructions in a VLIW processor	712/24
65	US 64084 28 B1	☒	Automated design of processor systems using feedback from internal measurements of candidate systems	716/17
66	US 63973 24 B1	☒	Accessing tables in memory banks using load and store address generators sharing store read port of compute register file separated from address register file	712/225
6.7	US 63935 49 B1	⊠	Instruction alignment unit for routing variable byte-length instructions	712/204
68	US 63857 57 B1		Auto design of VLIW processors	716/1
69	US 63817 17 B1	☒	Snoopy test access port architecture for electronic circuits including embedded core having test access port with instruction driven wake-up	714/724
70	US 63780 90 B1	⊠	Hierarchical test access port architecture for electronic circuits including embedded core having built-in test access port	714/724
7 1	US 63603 13 B1	☒	Instruction cache associative crossbar switch	712/215
72	US 63603 12 B1	☒	Processor for making more efficient use of idling components and program conversion apparatus for the same	712/215
73	US 63518 05 B1		Non-stalling circular counterflow pipeline processor with reorder buffer	712/219
74	US 63518 02 B1	☒	Method and apparatus for constructing a pre-scheduled instruction cache	712/215
75	US 63473 44 B1	Ø	Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor	710/20
76	US 63433 56 B1	☒	Methods and apparatus for dynamic instruction controlled reconfiguration register file with extended precision	712/210
77	US 63413 43 B1	⊠	Parallel processing instructions routed through plural differing capacity units of operand address generators coupled to multi-ported memory and ALUs	712/21

instruction to the interrupt return controller 434. instruction word decoder 431 supplies the interrupt return instruction. In accordance with this determination, the word decoder 431 and determined as an interrupt return instruction fetch section 420 is decoded by the instruction and supplied to the instruction word decoder 431 by the interrupt return instruction read out from the memory 410 break-interrupt return instruction 216. At this time, the

register section 450 to perform processing as follows. controller 434 controls the instruction fetch section 420 and If the value of the flag register 456 is "1", the interrupt return 456 has the value "1" representing the break-interrupt state. register section 450 and determines whether the flag register 10 rupt return controller 434 refers to the flag register 456 in the When receiving the interrupt return instruction, the inter-

address value in the program counter 422. address to the instruction fetch section 420, and sets the return from the break-interrupt state, supplies the instruction original instruction address 475 to which the processor will reads out, from the break return address register 455, the flag register 456. The interrupt return controller 434 also First, the interrupt return controller 434 writes "0" in the

handler corresponding to the normal interrupt. executes the remaining parts of processing of the interrupt interrupt state 202. The instruction execution section 430 returns from the break-interrupt state 204 to the normal the instruction execution section 430. Thus, the processor word register 423, and then supplies the instruction word to temporarily holds the instruction word in the instruction corresponding to the normal interrupt from the memory 410, reads out the instruction word 472 of the interrupt handler the program counter 422, the instruction fetch controller 421 On the basis of the original instruction address 471 set in

controller 434. plies the interrupt return instruction to the interrupt return this determination, the instruction word decoder 431 supmined as an interrupt return instruction. In accordance with is decoded by the instruction word decoder 431 and detertion word decoder 431 by the instruction fetch controller 421 read out from the memory 410 and supplied to the instrucinstruction 212. At this time, the interrupt return instruction 202, the processor executes the normal interrupt return to the normal interrupt is ended in the normal interrupt state When processing of the interrupt handler corresponding

perform processing as follows. instruction fetch section 420 and register section 450 to Hence, the interrupt return controller 434 controls the 50 the value "0" representing the non-break-interrupt state. 456 has the value "1". In this case, the flag register 456 has register section 450 and determines whether the flag register rupt return controller 434 refers to the flag register 456 in the When receiving the interrupt return instruction, the inter-

counter 422 section 420, and sets the address value in the program 60 supplies the instruction address to the instruction fetch the processor will return from the normal interrupt state, register 452, the original instruction address 475 to which troller 434 also reads out, from the normal return address in the present state register 457. The interrupt return con-The interrupt return controller 434 reads out the value of

word in the instruction word register 423, and then supplies from the memory 410, temporarily holds the instruction 65 reads out the instruction word 472 for the normal operation the program counter 422, the instruction fetch controller 421 On the basis of the original instruction address 471 set in

> word decoder 431. 423, and then supplies the instruction word to the instruction read-out instruction word in the instruction word register set in the program counter 422, temporarily holds the with the start address 476 of the interrupt handler, which is handler to the instruction fetch controller 421 in accordance state 202 reads out the instruction word 472 of the interrupt The processor which has transited to the normal interrupt

toward the final address of the interrupt handler. executing the instruction word 473 sequentially supplied instruction execution section 430 repeats the operation of interrupt 215 occurs in the normal interrupt state 202, the dance with the received instruction. Unless the breakhas received the instruction executes processing in accoraccordance with the decoding result. The controller which controller 433, and the interrupt return controller 434 in the instruction execution controller 432, the breakpoint instruction word 473 and supplies the instruction to one of The instruction word decoder 431 decodes the received

487 from the breakpoint controller 433. tion controller 432, or the break-interrupt notification signal interrupt notification signal 485 from the instruction execu-478 from the instruction fetch controller 421, the breakthe break-interrupt by the break-interrupt notification signal operation, the break-interrupt controller 442 is notified of troller 433 detects the break-interrupt 215 during this instruction execution controller 432, or the breakpoint con-However, when the instruction fetch controller 421, the

420 and register section 450 to perform processing as interrupt controller 442 controls the instruction fetch section controller 432, or the breakpoint controller 433, the break-30 instruction fetch controller 421, the instruction execution When receiving the break-interrupt notification from the

writes "1" in the flag register 456. value 489 in the break return address register 455; and also program counter 422, writes the read-out instruction address currently indicated instruction address value 489 from the First, the break-interrupt controller 442 reads out the

state 202 to the break-interrupt state 204. process, the processor transits from the normal interrupt in the program counter 422. Through the above-described the instruction fetch section 420 and sets the address value the interrupt handler corresponding to the break-interrupt to interrupt controller 442 also supplies the start address 477 of sited in accordance with the break-interrupt. The breakpresent state register 457, the processor state that has tran-Next, the break-interrupt controller 442 writes, in the

the instruction word decoder 431. 423, and then supplies the read-out instruction word 473 to 55 the normal previous state register 453 and writes the value read-out instruction word in the instruction word register set in the program counter 422, temporarily holds the with the start address 477 of the interrupt handler, which is bandler to the instruction fetch controller 421 in accordance state 204 reads out the instruction word 472 of the interrupt The processor which has transited to the break-interrupt

toward the final address of the interrupt handler. executing the instruction word 473 sequentially supplied instruction execution section 430 repeats the operation of cessing in accordance with the received instruction. The controller which has received the instruction executes procontroller 434 in accordance with the decoding result. The instruction execution controller 432 or the interrupt return instruction word 473 and supplies the instruction to the The instruction word decoder 431 decodes the received

to the break-interrupt is ended, the processor executes the When processing of the interrupt handler corresponding

	Docum ent ID	σ	Title	Current OR
78	US 63381 37 B1	☒	Data processor having memory access unit with predetermined number of instruction cycles between activation and initial data transfer	712/225
79	US 63178 21 B1	☒	Virtual single-cycle execution in pipelined processors	712/200
80	US 63178 20 B1	☒	Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism	712/32
81	US 63049 54 B1	☒	Executing multiple instructions in multi-pipelined processor by dynamically switching memory ports of fewer number than the pipeline	712/215
82	US 62825 85 B1	☒	Cooperative interconnection for reducing port pressure in clustered microprocessors	710/5
83 	US 62825 05 B1	Ø	Multi-port memory and a data processor accessing the same	703/25
84	US 62694 40 B1	⊠	Accelerating vector processing using plural sequencers to process multiple loop iterations simultaneously	712/241
85	US 62694 37 B1	☒	Duplicator interconnection methods and apparatus for reducing port pressure in a clustered processor	712/28
86	US 62566 87 B1	⊠	Managing data flow between a serial bus device and a parallel port	710/71
87	US 62471 15 B1	Ø	Non-stalling circular counterflow pipeline processor with reorder buffer	712/219
88	US 62405 08 B1	Ø	Decode and execution synchronized pipeline processing using decode generated memory read queue with stop entry to allow execution generated memory read	712/219
89 .	US 62370 73 B1	☒	Method for providing virtual memory to physical memory page mapping in a computer operating system that randomly samples state information	711/202
90	US 62302 51 B1	⊠	File replication methods and apparatus for reducing port pressure in a clustered processor	712/11
91	US 61917 13 B1	☒	Conversion between serial bus cycles and parallel port commands using a state machine	341/100
92	US 61890 88 B1	Ø	Forwarding stored dara fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location	712/216
93	US 61856 29 B1	⊠	Data transfer controller employing differing memory interface protocols dependent upon external input at predetermined time	710/10
94	US 61759 10 B1	⊠	Speculative instructions exection in VLIW processors	712/217
95	US 61733 56 B1	Ø	Multi-port DRAM with integrated SRAM and systems and methods using the same	711/5
96	US 61638 39 A	Ø	Non-stalling circular counterflow pipeline processor with reorder buffer	712/219
97·	US 61638 37 A	Ø	Writing of instruction results produced by instruction execution circuits to result destinations	712/216
98	US 61450 25 A	⊠	Method for transferring DMA data in a multimedia intergrated circuit including preloading DMA instructions in a frame buffer	710/22
99	US 61417 46 A	☒	Information processor	712/214
100	US 61227 22 A	☒	VLIW processor with less instruction issue slots than functional units	712/24

420 and a register section 450 to perform processing as interrupt controller 442 controls an instruction fetch section controller 432, or the breakpoint controller 433, the breakinstruction fetch controller 421, the instruction execution When receiving the break-interrupt notification from the notification signal 487 from the breakpoint controller 433. instruction execution controller 432, or a break-interrupt 421, a break-interrupt notification signal 485 from the notification signal 478 from the instruction fetch controller 442 is notified of the break-interrupt by a break-interrupt detects a break-interrupt 215, a break-interrupt controller tion controller 432, or an interrupt return controller 434

the break previous state register 458. state register 457 and writes the read-out processor state in interrupt state) before the break-interrupt from the present controller 442 also reads out the processor state (normal writes "1" in the flag register 456. The break-interrupt value 489 in the break return address register 455, and also program counter 422, writes the read-out instruction address currently indicated instruction address value 489 from a First, the break-interrupt controller 442 reads out the follows.

202 to the break-interrupt state 204. above, the processor transits from the normal interrupt state in the program counter 422. By processing as described the instruction fetch section 420 and sets the address value the interrupt handler corresponding to the break-interrupt to interrupt controller 442 also supplies a start address 477 of sited in accordance with the break-interrupt. The breakpresent state register 457, the processor state that has tran-Next, the break-interrupt controller 442 writes, in the

an instruction word decoder 431. 423, and then supplies the read-out instruction word 473 to read-out instruction word in an instruction word register set in the program counter 422, temporarily holds the with the start address 477 of the interrupt handler, which is handler to the instruction fetch controller 421 in accordance state 204 reads out an instruction word 472 of the interrupt The processor which has transited to the break-interrupt

toward the final address of the interrupt handler. executing the instruction word 473 sequentially supplied instruction execution section 430 repeats the operation of cessing in accordance with the received instruction. An controller which has received the instruction executes protroller 434 in accordance with the decoding result. The instruction execution controller 432 or interrupt return coninstruction word 473 and supplies the instruction to the The instruction word decoder 431 decodes a received

the interrupt return controller 434. word decoder 431 supplies the interrupt return instruction to tion. In accordance with this determination, the instruction decoder 431 and determined as an interrupt return instruction fetch section 420 is decoded by the instruction word supplied to the instruction word decoder 431 by the instrucinterrupt return instruction read out from a memory 410 and break-interrupt return instruction 216. At this time, the 20 to the break-interrupt is ended, the processor executes a When processing of the interrupt handler corresponding

flag register 456 and simultaneously reads out the value of First, the interrupt return controller 434 writes "0" in the 65 the register section 450 to perform processing as follows. controller 434 controls the instruction fetch section 420 and if the value of the flag register 456 is "1", the interrupt return 456 has the value "1" representing the break-interrupt state register section 450 and determines whether the flag register interrupt state 202-break-interrupt state 204-normal 60 rupt return controller 434 refers to the flag register 456 in the When receiving the interrupt return instruction, the inter-

> application corresponding to the normal operation. section 430 executes the remaining part of processing of the 202 to the normal state 201. The instruction execution Thus, the processor transits from the normal interrupt state the instruction word to the instruction execution section 430.

of the flag register 456. and 455 is to be used is determined by referring to the value which one of addresses of the return address registers 452 set in the flag register 456. In returning from the interrupt, state. In addition, whether a break-interrupt has occurred is which the processor will return from the break-interrupt 15 address register 455, the original instruction address to the break-interrupt is saved by writing, in the break return interrupt occurs, the processor operation information before return from the normal interrupt state. When a breakoriginal instruction address to which the processor will by writing, in the normal return address register 452, the operation information before the normal interrupt is saved embodiment, when a normal interrupt occurs, the processor As described above in detail, according to this

flag register 456 in executing an interrupt return instruction. can be accurately restored by referring to the value of the information before the normal interrupt or break-interrupt period by a normal interrupt. Additionally, the operation 30 break-interrupt can occur even within the interrupt inhibition from the normal return address register 452. Hence, a be written in the break return address register 455 different factor register 454 is inhibited, the break return address can 452, the normal previous state register 453, and the normal return, when a write in the normal return address register by a normal interrupt and immediately before interrupt inhibition periods immediately after the interrupt operation According to this construction, even within the interrupt

Second Embodiment

described next. The second embodiment of the present invention will be

detailed description thereof will be omitted. denote the same blocks as in FIG. 6, respectively, and a ment. In FIG. 9, the same reference numerals as in FIG. 6 40 interrupt control apparatus according to the second embodi-FIG. 9 is a block diagram showing the construction of an

a break-interrupt is provided. register (BEPSR) 458 for holding the processor state before registers 451 to 457 shown in FIG. 6, a break previous state In the second embodiment shown in FIG. 9, in addition to

myention. stitute the second information holding section of the present register 455 and the break previous state register 458 consection of the present invention, and the break return address factor register 454 constitute the first information holding 452, the normal previous state register 453, and the normal In this embodiment, the normal return address register

specifying section of the present invention. The flag register 456 constitutes the return operation 55

interrupt state 202-normal state 201. state transition shown in FIG. 7: normal state 201-normal FIG. 9 will be described next by exemplifying the processor The operation of the interrupt control apparatus shown in

shown in FIG. 6 is performed. same operation as that of the interrupt control apparatus normal interrupt state 202 due to a normal interrupt, the When the processor in the normal state 201 transits to the

and an instruction fetch controller 421, an instruction execu-When the processor is in the normal interrupt state 202,

	Docum ent ID	υ	Title	Current OR
101	US 61191 95 A	⊠	Virtualizing serial bus information point by address mapping via a parallel port	710/310
102	US 60921 80 A		Method for measuring latencies by randomly selected sampling of the instructions while the instruction are executed	712/200
103	US 60761 46 A	⊠	Cache holding register for delayed update of a cache line into an instruction cache	711/125
104	US 60651 06 A	☒	Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing	712/24
105	US 60651 05 A	☒	Dependency matrix	712/23
106	US 60556 49 A	Ø	Processor test port with scan chains and data streaming	714/30
107	US 60473 51 A	Ø	Jitter free instruction execution	710/266
108	US 60444 51 A	Ø	VLIW processor with write control unit for allowing less write buses than functional units	712/24
109	US 60442 22 A	⊠	System, method, and program product for loop instruction scheduling hardware lookahead	717/156
110	US 60383 96 A	Ø	Compiling apparatus and method for a VLIW system computer and a recording medium for storing compile execution programs	717/161
111	US 60165 40 A	×	Method and apparatus for scheduling instructions in waves	712/214
112	US 60063 24 A	×	High performance superscalar alignment unit	712/204
113	US · 60028 80 A	Ø	VLIW processor with less instruction issue slots than functional units	712/24
114	US 59833 21 A	⊠	Cache holding register for receiving instruction packets and for providing the instruction packets to a predecode unit and instruction cache	711/125
115	US 59789 07 A	⊠	Delayed update register for an array	712/239
116	US 59745 37 A	⊠	Guard bits in a VLIW instruction control routing of operations to functional units allowing two issue slots to specify the same functional unit	712/215
117	US 59681 67 A	×	Multi-threaded data processing management system	712/225
118	US 59665 30 A	⊠	Structure and method for instruction boundary machine state restoration	712/244
119	US 59648 67 A	⊠	Method for inserting memory prefetch operations based on measured latencies in a program optimizer	712/219
120	US 59580 48 A	⊠	Architectural support for software pipelining of nested loops	712/241
121	US 59500 07 A	×	Method for compiling loops containing prefetch instructions that replaces one or more actual prefetches with one virtual prefetch prior to loop scheduling and unrolling	717/161
122	US 59430 64 A		Apparatus for processing multiple types of graphics data for display	345/546
123	US 59419 83 A	⊠	Out-of-order execution using encoded dependencies between instructions in queues to determine stall values that control issurance of instructions from the queues	712/214

shown in FIG. 6 is performed. same operation as that of the interrupt control apparatus

420 and the register section 450 to perform processing as interrupt controller 442 controls an instruction fetch section controller 432, or the breakpoint controller 433, the breakinstruction fetch controller 421, the instruction execution When receiving the break-interrupt notification from the 421, a break-interrupt notification signal 485 from the notification signal 478 from the instruction fetch controller 442 is notified of the break-interrupt by a break-interrupt detects a break-interrupt 215, a break-interrupt controller tion controller 432, or an interrupt return controller 434 and an instruction fetch controller 421, an instruction execu-When the processor is in the normal interrupt state 202,

controller 442 also writes the factor of the break-interrupt in writes "1" in the flag register 456. The break-interrupt value 489 in the break return address register 455, and also program counter 422, writes the read-out instruction address currently indicated instruction address value 489 from a First, the break-interrupt controller 442 reads out the tollows.

above, the processor transits from the normal interrupt state in the program counter 422. By processing as described the instruction fetch section 420 and sets the address value the interrupt handler corresponding to the break-interrupt to interrupt controller 442 also supplies a start address 477 of sited in accordance with the break-interrupt. The breakpresent state register 457, the processor state that has tran-Mext, the break-interrupt controller 442 writes, in the the break factor register 459.

an instruction word decoder 431. 423, and then supplies the read-out instruction word 473 to read-out instruction word in an instruction word register set in the program counter 422, temporarily holds the with the start address 477 of the interrupt handler, which is bandler to the instruction fetch controller 421 in accordance The processor which has transited to the break-interrupt 202 to the break-interrupt state 204.

50 toward the final address of the interrupt handler. executing the instruction word 473 sequentially supplied instruction execution section 430 repeats the operation of cessing in accordance with the received instruction. An controller which has received the instruction executes proinstruction execution controller 432 or interrupt return coninstruction word 473 and supplies the instruction to the The instruction word decoder 431 decodes a received

ob the interrupt return controller 434. word decoder 431 supplies the interrupt return instruction to tion. In accordance with this determination, the instruction decoder 431 and determined as an interrupt return instruction fetch section 420 is decoded by the instruction word ss supplied to the instruction word decoder 431 by the instrucinterrupt return instruction read out from a memory 410 and break-interrupt return instruction 216. At this time, the to the break-interrupt is ended, the processor executes a When processing of the interrupt handler corresponding

register section 450 to perform processing as follows. controller 434 controls the instruction fetch section 420 and 65 If the value of the flag register 456 is "1", the interrupt return 456 has the value "1" representing the break-interrupt state. register section 450 and determines whether the flag register rupt return controller 434 refers to the flag register 456 in the When receiving the interrupt return instruction, the inter-

> sets the address value in the program counter 422. instruction address to the instruction fetch section 420, and cessor will return from the break-interrupt state, supplies the 455, an original instruction address 475 to which the pro-434 also reads out, from the break return address register the present state register 457. The interrupt return controller the break previous state register 458 and writes the value in

handler corresponding to the normal interrupt. executes the remaining part of processing of the interrupt interrupt state 202. The instruction execution section 430 returns from the break-interrupt state 204 to the normal the instruction execution section 430. Thus, the processor word register 423, and then supplies the instruction word to temporarily holds the instruction word in the instruction corresponding to the normal interrupt from the memory 410, reads out the instruction word 472 of the interrupt handler 10 morification cianal A97 from the instruction word 472 of the interrupt handler. the program counter 422, the instruction fetch controller 421 On the basis of an original instruction address 471 set in

As described above, in the second embodiment, in addias that of the interrupt control apparatus shown in FIG. 6. the normal state 201. The operation at this time is the same tion 212 and returns from the normal interrupt state 202 to 202, the processor executes a normal interrupt return instructo the normal interrupt is ended in the normal interrupt state When processing of the interrupt handler corresponding

previous state register 458. state before the break-interrupt is written in the break embodiment, when a break-interrupt occurs, the processor tion to the operation of the above-described first

เรเรายน be easily restored only by referring to the value of one ing from the break-interrupt, the previous processor state can 35 state 204 reads out an instruction word 472 of the interrupt interrupt can be held even for the break-interrupt. In returninterrupt, and additionally, the processor state before the occur even within the interrupt inhibition period by a normal According to this construction, a break-interrupt can

Third Embodiment

described next. The third embodiment of the present invention will be 40

detailed description thereof will be omitted. denote the same blocks as in FIG. 6, respectively, and a 45 troller 434 in accordance with the decoding result. The ment. In FIG. 10, the same reference numerals as in FIG. 6 interrupt control apparatus according to the third embodi-FIG. 10 is a block diagram showing the construction of an

execution) of a break-interrupt is provided. preakpoint, data breakpoint, software breakpoint, or step register (BECR) 459 for holding the factor (instruction the registers 451 to 457 shown in FIG. 6, a break factor In the third embodiment shown in FIG. 10, in addition to

The flag register 456 constitutes the return operation second information holding section of the present invention. register 455 and the break factor register 459 constitute the section of the present invention, and the break return address factor register 454 constitute the first information holding 452, the normal previous state register 453, and the normal In this embodiment, the normal return address register

interrupt state 202-normal state 201. mal interrupt state 202-break-interrupt state 204-normal sor state transition shown in FIG. 7: normal state 201-nor-FIG. 10 will be described next by exemplifying the proces-The operation of the interrupt control apparatus shown in

specifying section of the present invention.

normal interrupt state 202 due to a normal interrupt, the When the processor in the normal state 201 transits to the

	Docum ent ID	υ	Title	Current OR
124	US 59319 39 A	☒	Read crossbar elimination in a VLIW processor	712/24
125	US 59250 97 A	Ø	Directly programmable distribution element	709/200
126	US 59238 63 A	☒	Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination	712/216
127	US 59130 49 A	Ø	Multi-stream complex instruction set microprocessor	712/215
128	US 58871 74 A	⊠	System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots	717/161
129	US 58840 60 A	Ø	Processor which performs dynamic instruction scheduling at time of execution within a single clock cycle	712/215
130	US 58782 67 A	⊠	Compressed instruction format for use in a VLIW processor and processor for processing such instructions	712/24
131	US 58782 55 A	☒	Update unit for providing a delayed update to a branch prediction array	712/240
132	US 58623 99 A	Ø	Write control unit	712/24,
133	US 58527 41 A	×	VLIW processor which processes compressed instruction format	712/24
134	US 58357 76 A	☒	Method and apparatus for instruction scheduling in an optimizing compiler for minimizing overhead instructions	717/161
135	US 58322 49 A	⊠	High performance superscalar alignment unit	712/204
136	US 58260 54 A	⊠	Compressed Instruction format for use in a VLIW processor	712/213
137	US 58225 79 A	⊠	Microprocessor with dynamically controllable microcontroller condition selection	712/245
138	US 58225 59 A	☒	Apparatus and method for aligning variable byte-length instructions to a plurality of issue positions	712/214
139	US 58225 58 A	×	Method and apparatus for predecoding variable byte-length instructions within a superscalar microprocessor	712/213
140	US 58190 88 A	⊠	Method and apparatus for scheduling instructions for execution on a multi-issue architecture computer	717/149
141	US 58190 59 A	⊠	Predecode unit adapted for variable byte-length instruction set processors and method of operating the same	712/213
142	US 58190 57 A	Ø	Superscalar microprocessor including an instruction alignment unit with limited dispatch to decode units	712/204
143	US 58156 96 A	☒	Pipeline processor including interrupt control system for accurately perform interrupt processing even applied to VLIW and delay branch instruction in delay slot	712/233
144	US 58025 75 A	⊠	Hit bit for indicating whether load buffer entries will hit a cache when they reach buffer head	711/144
145	US 57940 29 A	☒	Architectural support for execution control of prologue and eplogue periods of loops in a VLIW processor	712/241
146	US 57940 03 A	☒	Instruction cache associative crossbar switch system	712/215

shown in FIG. 6 is performed. same operation as that of the interrupt control apparatus

notification signal 487 from the breakpoint controller 433. 421, a break-interrupt notification signal 485 from the notification signal 478 from the instruction fetch controller 442 is notified of the break-interrupt by a break-interrupt detects a break-interrupt 215, a break-interrupt controller tion controller 432, or an interrupt return controller 434 and an instruction fetch controller 421, an instruction execu-When the processor is in the normal interrupt state 202,

420 and a register section 450 to perform processing as interrupt controller 442 controls an instruction fetch section controller 432, or the breakpoint controller 433, the breakinstruction fetch controller 421, the instruction execution When receiving the break-interrupt notification from the

.५८४ ग्राधायुग writes the factor of the break-interrupt in the break factor the break previous state register 458, and simultaneously state register 457 and writes the read-out processor state in interrupt state) before the break-interrupt from the present controller 442 also reads out the processor state (normal writes "1" in the flag register 456. The break-interrupt value 489 in the break return address register 455, and also program counter 422, writes the read-out instruction address currently indicated instruction address value 489 from a First, the break-interrupt controller 442 reads out the

202 to the break-interrupt state 204. above, the processor transits from the normal interrupt state in the program counter 422. By processing as described the instruction fetch section 420 and sets the address value the interrupt handler corresponding to the break-interrupt to interrupt controller 442 also supplies a start address 477 of sited in accordance with the break-interrupt. The breakpresent state register 457, the processor state that has tran-Mext, the break-interrupt controller 442 writes, in the

55 rupt handler. seduentially supplied toward the final address of the interepeats the operation of executing the instruction word 473 received instruction. An instruction execution section 430 the instruction executes processing in accordance with the 50 with the decoding result. The controller which has received ler 432 or the interrupt return controller 434 in accordance supplies the instruction to the instruction execution controldecoder 431 decodes a received instruction word 473 and an instruction word decoder 431. The instruction word 423, and then supplies the read-out instruction word 473 to read-out instruction word in an instruction word register set in the program counter 422, temporarily holds the with the start address 477 of the interrupt handler, which is handler to the instruction fetch controller 421 in accordance $_{40}$ state 204 reads out an instruction word 472 of the interrupt The processor which has transited to the break-interrupt

word decoder 431 supplies the interrupt return instruction to tion. In accordance with this determination, the instruction decoder 431 and determined as an interrupt return instruction fetch section 420 is decoded by the instruction word eo supplied to the instruction word decoder 431 by the instrucinterrupt return instruction read out from a memory 410 and break-interrupt return instruction 216. At this time, the to the break-interrupt is ended, the processor executes a When processing of the interrupt handler corresponding

rupt return controller 434 refers to the flag register 456 in the When receiving the interrupt return instruction, the inter-

65 the interrupt return controller 434.

address value in the program counter 422. address to the instruction fetch section 420, and sets the teturn from the break-interrupt state, supplies the instruction original instruction address 475 to which the processor will reads out, from the break return address register 455, an flag register 456. The interrupt return controller 434 also First, the interrupt return controller 434 writes "0" in the

handler corresponding to the normal interrupt. executes the remaining part of processing of the interrupt interrupt state 202. The instruction execution section 430 returns from the break-interrupt state 204 to the normal the instruction execution section 430. Thus, the processor word register 423, and then supplies the instruction word to temporarily holds the instruction word in the instruction corresponding to the normal interrupt from the memory 410, reads out the instruction word 472 of the interrupt bandler 10 instruction execution controller 432, or a break-interrupt the program counter 422, the instruction fetch controller 421 On the basis of an original instruction address 471 set in

As described above, in the third embodiment, in addition as that of the interrupt control apparatus shown in FIG. 6. the normal state 201. The operation at this time is the same tion 212 and returns from the normal interrupt state 202 to 202, the processor executes a normal interrupt return instructo the normal interrupt is ended in the normal interrupt state When processing of the interrupt handler corresponding

interrupt is written in the break factor register 459. when a break-interrupt occurs, the factor of the breakto the operation of the above-described first embodiment,

to the interrupt factor can be performed. ing but also appropriate interrupt processing corresponding 35 interrupt handler, not only predetermined specific processeven for the break-interrupt. For this reason, in a breakinterrupt, and additionally, the interrupt factor can be held occur even within the interrupt inhibition period by a normal According to this construction, a break-interrupt can $_{30}$

Fourth Embodiment

described next. The fourth embodiment of the present invention will be

respectively, and a detailed description thereof will be 6, 9, and 10 denote the same blocks as in FIGS. 6, 9, and 10, ment. In FIG. 11, the same reference numerals as in FIGS. interrupt control apparatus according to the fourth embodi- FIG . It is a block diagram showing the construction of an

state register 458 and a break factor register 459 are prothe registers 451 to 457 shown in FIG. 6, a break previous In the fourth embodiment shown in FIG. 11, in addition to

holding section of the present invention. break factor register 459 constitute the second information register 455, the break previous state register 458, and the section of the present invention, and the break return address factor register 454 constitute the first information holding 452, the normal previous state register 453, and the normal In this embodiment, the normal return address register

specifying section of the present invention. The flag register 456 constitutes the return operation

interrupt state 202-normal state 201. mal interrupt state 202-break-interrupt state 204-normal sor state transition shown in FIG. 7: normal state 201-nor-FIG. II will be described next by exemplifying the proces-The operation of the interrupt control apparatus shown in

normal interrupt state 202 due to a normal interrupt, the When the processor in the normal state 201 transits to the

	Docum ent ID	ט	Title	Current OR
147	US 57873 02 A	☒	Software for producing instructions in a compressed format for a VLIW processor	712/24
148	US 57614 75 A	☒	Computer processor having a register file with reduced read and/or write port bandwidth	712/218
149	US 57519 85 A	☒	Processor structure and method for tracking instruction status to maintain precise state	712/218
150	US 57457 29 A	☒	Methods and apparatuses for servicing load instructions	711/131
151	US 57129 99 A	☒	Address generator employing selective merge of two independent addresses	711/211
152	US 56995 36 A	Ø	Computer processing system employing dynamic instruction formatting	712/216
153	US 56921 39 A	⊠	VLIW processing device including improved memory for avoiding collisions without an excessive number of ports	710/316
154	US 56734 26 A	☒	Processor structure and method for tracking floating-point exceptions	712/244
155	US 56597 21 A	Ø	Processor structure and method for checkpointing instructions to maintain precise state	712/228
156	US 56551 33 A	Ø	Massively multiplexed superscalar Harvard architecture computer	712/23
157	US 56551 15 A	☒	Processor structure and method for watchpoint of plural simultaneous unresolved branch evaluation	712/239
158	US 56550 96 A	⊠	Method and apparatus for dynamic scheduling of instructions to ensure sequentially coherent data in a processor employing out-of-order execution	712/200
159	US 56511 24 A	☒	Processor structure and method for aggressively scheduling long latency instructions including load/store instructions while maintaining precise state	712/215
160	US 56491 36 A	⊠	Processor structure and method for maintaining and restoring precise state at any instruction boundary	712/244
161	US 56447 80 A	⊠	Multiple port high speed register file with interleaved write ports for use with very long instruction word (vlin) and n-way superscaler processors	712/23
162	US 56447 42 A	☒	Processor structure and method for a time-out checkpoint	712/244
163	US 56405 88 A	⊠	CPU architecture performing dynamic instruction scheduling at time of execution within single clock cycle	712/23
164	US 56340 23 A	×	Software mechanism for accurately handling exceptions generated by speculatively scheduled instructions	712/244
165	US 56340 04 A	⊠	Directly programmable distribution element	710/317
166	US 56279 82 A	⊠	Apparatus for simultaneously scheduling instructions from plural instruction stream into plural instruction executions units	712/206
167	US 56279 81 A	⊠	Software mechanism for accurately handling exceptions generated by instructions scheduled speculatively due to branch elimination	712/235
168	US 56196 65 A	☒	Method and apparatus for the transparent emulation of an existing instruction-set architecture by an arbitrary underlying instruction-set architecture	712/208
169	US 55985 46 A	⊠	Dual-architecture super-scalar pipeline	712/209

In this embodiment, a normal return address register 452, and a normal previous state register 453, and a normal factor register 454 constitute the first information holding section of the present invention, and a break return address register of the present invention, and a break return address register of the present invention.

FIG. 13 is a representation showing the instruction form of an interrupt return instruction according to this embodi-

Referring to FIG. 13, reference numeral 101 denotes a field representing an instruction code; and 102 denotes a field representing an operand. In this embodiment, the instruction code 101 means an interrupt return instruction, and the value of the operand 102 means whether a breakinterrupt state is set. The operand 102 having the value "0" means return from a normal interrupt state, and the value "1"

means return from a break-interrupt state.

The interrupt return instruction shown in FIG. 13 is prepared at the end of each of an interrupt handler for a normal interrupt and an interrupt handler for a break-interrupt. The value of the operand 102 of the interrupt return instruction for a normal interrupt is set to "0", and the fort a break-interrupt is set to "0", and the for a break-interrupt is set to "1". The operand 102 of the interrupt return instruction for a break-interrupt is set to "1". The operand 102 of the interrupt return instruction for a break-interrupt is set to "1".

The operation of the interrupt control apparatus shown in FIG. 12 will be described next by exemplifying the processor state transition shown in FIG. 7: normal state 201—normal interrupt state 202—break-interrupt state 202—normal state 201.

When the processor in the normal state 20I transits to the normal interrupt, state 20Z due to a normal interrupt, the 35 same operation as that of the interrupt control apparatus shown in FIG. 6 is performed.

When the processor is in the normal interrupt state 202, and an instruction fetch controller 421, an instruction execution controller 432, or an interrupt return controller 434 detects a break-interrupt 215, a break-interrupt ontification signal 478 from the instruction fetch controller notification signal 478 from the instruction fetch controller 421, a break-interrupt notification signal 485 from the instruction execution controller 433, or a break-interrupt notification signal 487 from the preak-interrupt notification controller 433.

When receiving the break-interrupt notification from the instruction fetch controller 421, the instruction execution controller 432, or the breakpoint controller 433, the breakinterrupt controller 442 controls an instruction fetch section 450 and register section 450 to perform processing as 420 and register section 450 to perform processing as

First, the break-interrupt controller 442 reads out the currently indicated instruction address value 489 from a address value 489 in the break return address register 455.

Next, the break-interrupt controller 442 writes, in the present state register 457, the processor state that has transited in accordance with the break-interrupt. The break-interrupt break-interrupt controller 442 also supplies a start address 477 of the interrupt controller 442 also supplies a start address 477 of the interrupt bandler corresponding to the break-interrupt to the interrupt sandler corresponding to the break-interrupt to the interrupt sandler corresponding to the break-interrupt to the interrupt sandler corresponding to the break-interrupt to above, the processor transits from the normal interrupt state.

The processor which has transited to the break-interrupt state 204 reads out an instruction word 472 of the interrupt

register section 450 and determines whether the Ilag register 456 has the value "1" representing the break-interrupt state. If the value of the flag register 456 is "1", the interrupt return controller 434 controls the instruction fetch section 420 and register section 450 to perform processing as follows.

First, the interrupt return controller 434 writes "0" in the flag register 456 and simultaneously reads out the value of the break previous state register 458 and writes the value in the present state register 457. The interrupt return controller 434 also reads out, from the break return address register 10 ecessor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in the program counter 422.

On the basis of an original instruction address 471 set in 15 the program counter 422, the instruction fetch controller 421 reads out the instruction word 472 of the instruction corresponding to the normal interrupt from the memory 410, word register 423, and then supplies the instruction word to the instruction word to the instruction word to the instruction word to the instruction from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution execution accion 430 executes the remaining part of processing of the interrupt state corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt state 202 to the normal state 201. The operation at this time is the same as that of the interrupt control apparatus shown in FIG. 6.

As described above, in the fourth embodiment, in addition to the operation of the above, and the fourth embodiment, and addition in the forest of the above, and the fourth embodiment, and the operation of the above described first embodiment.

to the operation of the above-described first embodiment, when a break-interrupt occurs, the processor state before the break-interrupt is written in the break-interrupt is written in the break interrupt is written in the break factor register 459.

According to this construction, a break-interrupt can occur even within the interrupt inhibition period by a normal interrupt. In addition, even in a break-interrupt handler, the previous processor state can be easily restored only in returning from the break-interrupt, and appropriate interrupt processing corresponding to the break-interrupt factor can be performed.

Fifth Embodiment

libe fifth embodiment of the present invention will be

TIG. 12 is a block diagram showing the construction of an interrupt control apparatus according to the fifth embodiment. In FIG. 12, the same reference numerals as in FIG. 6 denote the same blocks as in FIG. 6, respectively, and a detailed description thereof will be omitted.

Referring to FIG. 12, an interrupt return controller 434' executes a return operation from an interrupt state, like the interrupt return controller 434 shown in FIG. 6. The interrupt return controller 434' of this embodiment specifies whether the operation is a return operation from a break-interrupt state on the basis of information in the interrupt return instruction and treatores operation in the interrupt return instruction and restores operation information before the interrupt.

Additionally, in this embodiment, the flag register 456

Meditionally, in this embodiments is omitted, and inte first to fourth embodiments is omitted, and interrupt return instruction (to be described later)

202 to the processor transits from the instruction on whether a break-interrupt state is

The processor which has transited from the interrupt state is

	Docum ent ID	ซ	Title	Current OR
170	US 55749 39 A	×	Multiprocessor coupling system with integrated compile and run time scheduling for parallelism	712/24
171	US 55600 28 A	×	Software scheduled superscalar computer architecture	712/23
172	US 55553 84 A	⊠	Rescheduling conflicting issued instructions by delaying one conflicting instruction into the same pipeline stage as a third non-conflicting instruction	712/216
173	US 55420 58 A	Ø	Pipelined computer with operand context queue to simplify context-dependent execution flow	713/502
174	US 55375 61 A	⊠	Processor	712/23
175	US 54887 29 A	⊠	Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and execution	712/209
176	US 54887 09 A	☒	Cache including decoupling register circuits	711/118
177	US 54817 36 A	⊠	Computer processing element having first and second functional units accessing shared memory output port on prioritized basis	712/23
178	US 54715 93 A	Ø	Computer processor with an efficient means of executing many instructions simultaneously	712/235
179	US 54715 91 A	☒	Combined write-operand queue and read-after-write dependency scoreboard	712/217
180	US 54505 56 A	⋈	VLIW processor which uses path information generated by a branch control unit to inhibit operations which are not on a correct path	712/235
181	US 54349 72 A	⊠	Network for determining route through nodes by directing searching path signal arriving at one port of node to another port receiving free path signal	709/238
182	US 54308 51 A	⊠	Apparatus for simultaneously scheduling instruction from plural instruction execution units	712/212
183	US 54288 11 A	Ø	Interface between a register file which arbitrates between a number of single cycle and multiple cycle functional units	712/23
184	US 54045 55 A	☒	Macro instruction set computer architecture	712/36
185	US 54044 69 A	⊠	Multi-threaded microprocessor architecture utilizing static interleaving	712/215
186	US 53553 35 A	⊠	Semiconductor memory device having a plurality of writing and reading ports for decreasing hardware amount	365/189 .04
187	US 53296 30 A	×	System and method using double-buffer preview mode	711/173
188	US 53135 51 A	×	Multiport memory bypass under software control	711/149
189	US 52993 21 A	⊠	Parallel processing device to operate with parallel execute instructions	712/212
190	US H0012 91 H	⊠	Microprocessor in which multiple instructions are executed in one clock cycle by providing separate machine bus access to a register file for different types of instructions	712/23
191	US 51971 37 A	☒	Computer architecture for the concurrent execution of sequential programs	718/107
192	US 51682 76 A	⊠	Automatic A/D converter operation using a programmable control table	341/141

interrupt return controller 434' controls the instruction fetch section 450 to start the normal section 450 and the register section 450 to start the normal interrupt return operation, the same operation as that of the interrupt control apparatus shown in FIG. 6 is performed, and the normal interrupt state 202 transits to the normal state 202 transits to the normal state 202.

or 455 is determined by referring to the value of the operand to be used, i.e., the address in the return address register 452 a break-interrupt. In returning from the interrupt, the address prepared at the end of an interrupt handler corresponding to 20 return instruction whose operand 102 has the value "1" is handler corresponding to a normal interrupt, and an interrupt has the value "0" is prepared at the end of an interrupt addition, an interrupt return instruction whose operand 102 processor will return from the break-interrupt state. In 15 register 455, the original instruction address to which the interrupt is saved by writing, in the break return address the processor operation information before the breakthe normal interrupt state. When a break-interrupt occurs, instruction address to which the processor will return from in the normal return address register 452, the original information before the normal interrupt is saved by writing, when a normal interrupt occurs, the processor operation As described above, according to the fifth embodiment,

nardware resource. mation before the interrupt can be restored with a minimum from the break-interrupt state, the processor operation inforrepresenting return from the normal interrupt state or return 102 in the interrupt return instruction has an identifier instruction. Furthermore, since not a register but the operand interrupt return instruction in executing the interrupt return restored by referring to the value of the operand 102 of an normal interrupt or break-interrupt can be accurately interrupt. Additionally, the operation information before the even within the interrupt inhibition period by a normal address register 452. Hence, a break-interrupt can occur return address register 455 different from the normal return return, the break return address can be written in the break by a normal interrupt and immediately before interrupt inhibition periods immediately after the interrupt operation According to this construction, even within the interrupt

Sixth Embodiment

The sixth embodiment of the present invention will be described next.

FIG. 14 is a block diagram showing the construction of an interrupt control apparatus according to the sixth embodiment. In FIG. 14, the same reference numerals as in FIGS. 6, 9, and 12 denote the same blocks as in FIGS. 6, 9, and 12, and 12 denote the same blocks as in FIGS. 6, 9, and 12, and 12 denote the same blocks as in FIGS. 6, 9, and 12, and 12 denote the same blocks as in FIGS. 6, 9, and 12, and 13, and 14, and 15, and 15, and 16, and

In this embodiment, an interrupt return instruction shown state is set, like in the fifth embodiment shown in FIG. 13 contains information on whether a break-interrupt state is set, like in the fifth embodiment shown in FIG. 12.

In this embodiment, a normal return address register 452, and a normal factor as normal previous state register 453, and a normal factor of the present invention, and a break return address register 458 constitute the first information holding section of the present invention, and a break return address register 458 constitute the second information holding section of the present invention.

The interrupt return instruction is prepared at the end of either of an interrupt handler for a normal interrupt and an operand 102 of the interrupt return instruction for a normal interrupt is set to "0", and the value of the operand 102 of interrupt is set to "0", and the value of the operand 102 of

bandler to the instruction fetch controller 421 in accordance with the start address 477 of the interrupt handler, which is set in the program counter 422, temporarily holds the read-out instruction word register 1423, and then supplies the read-out instruction word 473 to an instruction word decoder 431.

The instruction word 473 and supplies the instruction to the instruction word 473 and supplies the instruction to the instruction execution controller 432 or the instruction execution controller 434 in accordance with the decoding result. The controller which has received the instruction executes processing in accordance with the received instruction. An instruction execution section 430 repeats the operation of executing the instruction word 473 sequentially supplied toward the final address of the interrupt handler.

When processing of the interrupt handler corresponding to the break-interrupt is ended, the processor executes a break-interrupt return instruction 216. At this time, the interrupt return instruction word decoder 431 by the instruction word decoder 431 and determined as an interrupt return instruction word one flow is accioin 420 is decoded an interrupt return instruction word decoder 431 and determined as an interrupt return instruction word decoder 431 and determined as an interrupt return instruction word decoder 431 and the instruction word decoder 431 and the instruction word decoder 431 and the interrupt return instruction to word decoder 431 and the interrupt return controller 434".

When receiving the interrupt return instruction, the interrupt return controller 434' refers to the operand 102 of the received interrupt return instruction and determines whether the value is "1". If the operand 102 has the value "1" representing return from the break-interrupt state, the interrupt return controller 434' controls the instruction feich section 420 and register section 450 to perform processing as follows.

First, the interrupt return controller 434' reads out, from the break return address register 455, an original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in

On the basis of an original instruction address 47I set in the program counter 422, the instruction fetch controller 421 reads out the instruction word 472 of the interrupt bandler corresponding to the normal interrupt from the memory 410, temporarily holds the instruction word in the instruction word to the instruction word to the instruction and then supplies the instruction word to the instruction execution escention 430. Thus, the processor returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 executes the remaining part of processing of the interrupt executes the remaining part of processing of the interrupt handler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt is ended in the normal interrupt state 202, the processor executes a normal interrupt return instruction to 1212. At this time, the interrupt return instruction read out from the memory 410 and supplied to the instruction read decoder 431 by the instruction fetch section 420 is decoded by the instruction mord decoder 431 and determined as an interrupt return instruction. In accordance with this determination, the instruction word decoder 431 and determined as an interrupt return instruction to the interrupt return to 132.

When receiving the interrupt return instruction, the interrupt return controller 434' refers to the operand 102 of the received interrupt return instruction and determines whether the value is "1". In this case, the operand 102 has the value "0" representing return from the normal interrupt state. The

	Docum ent ID	υ	Title	Current OR
193	US 48456 59 A	⊠	Accelerated validity response permitting early issue of instructions dependent upon outcome of floating point operations	712/222
194	US 46269 85 A	⊠	Single-chip microcomputer with internal time-multiplexed address/data/interrupt bus	712/40
195	US 43251 20 A	⊠	Data processing system	711/202
196	US 40178 40 A	☒	Method and apparatus for protecting memory storage location accesses	711/164
197	US 39163 84 A	×	Communication switching system computer memory control arrangement	711/149
198	US 39161 12 A	⊠	Stored program control with memory work area assignment in a communication switching system	379/244
199	US 38454 25 A	Ø	METHOD AND APPARATUS FOR PROVIDING CONDITIONAL AND UNCONDITIONAL ACCESS TO PROTECTED MEMORY STORAGE LOCATIONS	711/152

0⊅

the interrupt return controller 434". word decoder 431 supplies the interrupt return instruction to tion. In accordance with this determination, the instruction decoder 431 and determined as an interrupt return instruction fetch section 420 is decoded by the instruction word supplied to the instruction word decoder 431 by the instrucinterrupt return instruction read out from a memory 410 and

as follows. section 420 and register section 450 to perform processing rupt return controller 434' controls the instruction fetch representing return from the break-interrupt state, the interthe value is "1". If the operand 102 has the value "1" 10 received interrupt return instruction and determines whether rupt return controller 434" refers to the operand 102 of the When receiving the interrupt return instruction, the inter-

the instruction address to the instruction fetch section 420, processor will return from the break-interrupt state, supplies register 455, an original instruction address 475 to which the controller 434' also reads out, from the break return address value in the present state register 457. The interrupt return value of the break previous state register 458 and writes the First, the interrupt return controller 434' reads out the

handler corresponding to the normal interrupt. executes the remaining part of processing of the interrupt interrupt state 202. The instruction execution section 430 returns from the break-interrupt state 204 to the normal the instruction execution section 430. Thus, the processor word register 423, and then supplies the instruction word to temporarily holds the instruction word in the instruction corresponding to the normal interrupt from the memory 410, reads out the instruction word 472 of the interrupt handler the program counter 422, the instruction fetch controller 421 On the basis of an original instruction address 471 set in and sets the address value in the program counter 422.

break-interrupt is written in the break previous state register when a break-interrupt occurs, the processor state before the to the operation of the above-described fifth embodiment, As described above, in the sixth embodiment, in addition as that of the interrupt control apparatus shown in FIG. 12. the normal state 201. The operation at this time is the same tion 212 and returns from the normal interrupt state 202 to 202, the processor executes a normal interrupt return instructo the normal interrupt is ended in the normal interrupt state. When processing of the interrupt handler corresponding

be easily restored. ing from the break-interrupt, the previous processor state can 50 interrupt can be held even for the break-interrupt. In returninterrupt, and additionally, the processor state before the occur even within the interrupt inhibition period by a normal According to this construction, a break-interrupt can

Seventh Embodiment

described next. The seventh embodiment of the present invention will be

12, respectively, and a detailed description thereof will be 6, 10, and 12 denote the same blocks as in FIGS. 6, 10, and ment. In FIG. 15, the same reference numerals as in FIGS. interrupt control apparatus according to the seventh embodi-FIG. 15 is a block diagram showing the construction of an

a normal previous state register 453, and a normal factor In this embodiment, a normal return address register 452, When processing of the interrupt handler corresponding 65 state is set, like in the fifth embodiment shown in FIG. 12. in FIG. 13 contains information on whether a break-interrupt In this embodiment, an interrupt return instruction shown

> present invention. constitutes the return operation specifying section of the "1". The operand 102 of the interrupt return instruction the interrupt return instruction for a break-interrupt is set to

> interrupt state 202-normal state 201. mal interrupt state 202-break-interrupt state 204-normal sor state transition shown in FIG. 7: normal state 201->nor-FIG. 14 will be described next by exemplifying the proces-The operation of the interrupt control apparatus shown in

> shown in FIG. 6 is performed. same operation as that of the interrupt control apparatus normal interrupt state 202 due to a normal interrupt, the When the processor in the normal state 201 transits to the

> When receiving the break-interrupt notification from the notification signal 487 from the breakpoint controller 433. instruction execution controller 432, or a break-interrupt 421, a break-interrupt notification signal 485 from the notification signal 478 from the instruction fetch controller 442 is notified of the break-interrupt by a break-interrupt detects a break-interrupt 215, a break-interrupt controller tion controller 432, or an interrupt return controller 434 and an instruction fetch controller 421, an instruction execu-When the processor is in the normal interrupt state 202,

> cwolloi. 420 and register section 450 to perform processing as interrupt controller 442 controls an instruction fetch section controller 432, or the breakpoint controller 433, the breakinstruction fetch controller 421, the instruction execution

> read-out processor state in the break previous state register interrupt from the present state register 457 and writes the cessor state (normal interrupt state) before the break-The break-interrupt controller 442 also reads out the proaddress value 489 in the break return address register 455. program counter 422 and writes the read-out instruction currently indicated instruction address value 489 from a First, the break-interrupt controller 442 reads out the

> 202 to the break-interrupt state 204. above, the processor transits from the normal interrupt state in the program counter 422. By processing as described the instruction fetch section 420 and sets the address value the interrupt handler corresponding to the break-interrupt to interrupt controller 442 also supplies a start address 477 of sited in accordance with the break-interrupt. The breakpresent state register 457, the processor state that has tran-Next, the break-interrupt controller 442 writes, in the

> rupt handler. seducatially supplied toward the final address of the interrepeats the operation of executing the instruction word 473 received instruction. An instruction execution section 430 instruction executes processing in accordance with the the decoding result. The controller which has received the ler 432 or interrupt return controller 434' in accordance with supplies the instruction to the instruction execution controldecoder 431 decodes a received instruction word 473 and an instruction word decoder 431. The instruction word 423, and then supplies the read-out instruction word 473 to read-out instruction word in an instruction word register set in the program counter 422, temporarily holds the with the start address 477 of the interrupt handler, which is bandler to the instruction fetch controller 421 in accordance state 204 reads out an instruction word 472 of the interrupt The processor which has transited to the break-interrupt

break-interrupt return instruction 216. At this time, the to the break-interrupt is ended, the processor executes a

	Docum ent ID	υ	Title	Current OR
1	US 20030 23264 8 A1	. 🗆	Videophone and videoconferencing apparatus and method for a video game console	463/40
2	US 20030 22978 0 A1	⊠	Multiconfiguable device masking shunt and method of use	713/153
3	US 20030 21289 7 Al	☒	Method and system for maintaining secure semiconductor device areas	713/200
4	US 20030 21283 0 A1	☒	Communications system using rings architecture	709/251
5	US 20030 20640 9 A1	☒	Miniature flashlight having replaceable battery pack and multiple operating modes	362/183
6	US 20030 20481 9 A1	☒	Method of generating development environment for developing system LSI and medium which stores program therefor	716/1
7	US 20030 20463 6 A1	⊠	Communications system using rings architecture	709/251
8	US 20030 20042 2 A1	☒	Parallel processor	712/215
9	US 20030 20035 1 A1	⊠	Method frame storage using multiple memory circuits	719/315
10	US 20030 20034 3 A1	⊠	Communications system using rings architecture	709/251
11	US 20030 20034 2 A1	⊠	Communications system using rings architecture	709/251
12	US 20030 20033 9 A1	⊠	Communications system using rings architecture	709/250
13	US 20030 19607 6 A1	☒	Communications system using rings architecture	712/234
14	US 20030 19599 1 A1	⊠	Communications system using rings architecture	709/251
15	US 20030 19599 0 A1	☒	Communications system using rings architecture	709/251
16	US 20030 19598 9 A1	⊠	Communications system using rings architecture	709/251
17	US 20030 19186 3 A1	⊠	Communications system using rings architecture	709/251

rupt bandler. sequentially supplied toward the final address of the interrepeats the operation of executing the instruction word 473

the interrupt return controller 434". word decoder 431 supplies the interrupt return instruction to tion. In accordance with this determination, the instruction decoder 431 and determined as an interrupt return instruction fetch section 420 is decoded by the instruction word supplied to the instruction word decoder 431 by the instrucinterrupt return instruction read out from a memory 410 and break-interrupt return instruction 216. At this time, the to the break-interrupt is ended, the processor executes a When processing of the interrupt handler corresponding

section 420 and register section 450 to perform processing rupt return controller 434' controls the instruction fetch representing return from the break-interrupt state, the interthe value is "1". If the operand 102 has the value "1" received interrupt return instruction and determines whether rupt return controller 434' refers to the operand 102 of the When receiving the interrupt return instruction, the inter-

to the normal interrupt. ing part of processing of the interrupt handler corresponding 35 The instruction execution section 430 executes the remainbreak-interrupt state 204 to the normal interrupt state 202. tion section 430. Thus, the processor returns from the then supplies the instruction word to the instruction executhe instruction word in the instruction word register 423, and 30 normal interrupt from the memory 410, temporarily holds word 472 of the interrupt handler corresponding to the instruction fetch controller 421 reads out the instruction instruction address 471 set in the program counter 422, the the program counter 422. On the basis of an original 25 instruction fetch section 420, and sets the address value in break-interrupt state, supplies the instruction address to the address 475 to which the processor will return from the the break return address register 455, an original instruction First, the interrupt return controller 434" reads out, from

embodiment, when a break-interrupt occurs, the factor of the Mext, the break-interrupt controller 442 writes, in the 45 tion to the operation of the above-described fifth As described above, in the seventh embodiment, in addias that of the interrupt control apparatus shown in FIG. 12. the normal state 201. The operation at this time is the same tion 212 and returns from the normal interrupt state 202 to 40 202, the processor executes a normal interrupt return instructo the normal interrupt is ended in the normal interrupt state When processing of the interrupt handler corresponding

to the interrupt factor can be performed. ing but also appropriate interrupt processing corresponding interrupt handler, not only predetermined specific processeven for the break-interrupt. For this reason, in a breakoccur even within the interrupt inhibition period by a normal According to this construction, a break-interrupt can break-interrupt is written in the break factor register 459.

Eighth Embodiment

described next. The eighth embodiment of the present invention will be

be omitted. and 12, respectively, and a detailed description thereof will 6, 9, 10, and 12 denote the same blocks as in FIGS. 6, 9, 10, ment. In FIG. 16, the same reference numerals as in FIGS. FIG. 16 is a block diagram showing the construction of an

state is set, like in the fifth embodiment shown in FIG. 12. in FIG. 13 contains information on whether a break-interrupt In this embodiment, an interrupt return instruction shown

> information holding section of the present invention. 422 and a break factor reguster 459 constitute the second of the present invention, and a break return address register register 454 constitute the first information holding section

present invention. constitutes the return operation specifying section of the "1". The operand 102 of the interrupt return instruction the interrupt return instruction for a break-interrupt is set to 10 interrupt is set to "0", and the value of the operand 102 of operand 102 of the interrupt return instruction for a normal interrupt handler for a break-interrupt. The value of an either of an interrupt handler for a normal interrupt and an The interrupt return instruction is prepared at the end of

interrupt state 202-normal state 201. mal interrupt state 202-break-interrupt state 204-normal sor state transition shown in FIG. 7: normal state 201-nor-FIG. 15 will be described next by exemplifying the proces-The operation of the interrupt control apparatus shown in

shown in FIG. 6 is performed. same operation as that of the interrupt control apparatus normal interrupt state 202 due to a normal interrupt, the 20 as follows. When the processor in the normal state 201 transits to the

instruction fetch controller 421, the instruction execution When receiving the break-interrupt notification from the notification signal 487 from the breakpoint controller 433. instruction execution controller 432, or a break-interrupt 421, a break-interrupt notification signal 485 from the notification signal 478 from the instruction fetch controller 442 is notified of the break-interrupt by a break-interrupt detects a break-interrupt 215, a break-interrupt controller tion controller 432, or an interrupt return controller 434 and an instruction fetch controller 421, an instruction execu-When the processor is in the normal interrupt state 202,

420 and register section 450 to perform processing as interrupt controller 442 controls an instruction fetch section controller 432, or the breakpoint controller 433, the break-

the break-interrupt in the break factor register 459. The break-interrupt controller 442 also writes the factor of address value 489 in the break return address register 455. program counter 422 and writes the read-out instruction currently indicated instruction address value 489 from a First, the break-interrupt controller 442 reads out the

202 to the break-interrupt state 204. above, the processor transits from the normal interrupt state in the program counter 422. By processing as described the instruction fetch section 420 and sets the address value so interrupt, and additionally, the interrupt factor can be held the interrupt handler corresponding to the break-interrupt to interrupt controller 442 also supplies a start address 477 of sited in accordance with the break-interrupt. The breakpresent state register 457, the processor state that has tran-

received instruction. An instruction execution section 430 the instruction executes processing in accordance with the with the decoding result. The controller which has received ler 432 or the interrupt return controller 434' in accordance and plies the instruction to the instruction execution controldecoder 431 decodes a received instruction word 473 and an instruction word decoder 431. The instruction word 423, and then supplies the read-out instruction word 473 to 60 interrupt control apparatus according to the eighth embodiread-out instruction word in an instruction word register set in the program counter 422, temporarily holds the with the start address 477 of the interrupt handler, which is handler to the instruction fetch controller 421 in accordance state 204 reads out an instruction word 472 of the interrupt 55 The processor which has transited to the break-interrupt

	Docum			Current
	ent ID	ט	Title	OR
18	US 20030 19186 2 A1	×	Communications system using rings architecture	709/251
19	US 20030 19186 1 A1	⊠	Communications system using rings architecture	709/251
20	US 20030 18994 0 A1	⊠	Communications system using rings architecture	370/406
21	US 20030 17425 2 A1	×	Programmable motion estimation module with vector array unit	348/699
22	US 20030 17225 7 A1	⊠	Communications system using rings architecture	712/234
23	US 20030 17219 0 A1	☒	Communications system using rings architecture	709/251
24	US 20030 17218 9 A1	☒	Communications system using rings architecture	709/251
25	US 20030 17214 7 A1	⊠	Application programming interfaces and methods enabling a host to interface with a network processor	709/223
26	US 20030 16734 8 A1	☒	Communications system using rings architecture	709/251
27	US 20030 11523 8 A1	⊠	Method frame storage using multiple memory circuits	718/100
28	US 20030 10137 1 A1	⊠	Method, system, and program for error handling in a dual adaptor system where one adaptor is a master	714/9
29	US 20030 09372 1 A1	⊠	Selective automated power cycling of faulty disk in intelligent disk array enclosure for error recovery	714/42
30	US 20030 07708 5 A1	⊠	Image formation apparatus and control method thereof	399/16
31	US 20030 06747 3 A1	⊠	Method and apparatus for executing a predefined instruction set	345/561
32	US 20030 06132 9 A1	⊠	Method and system for logging data in a cellular data network	709/223
33	US 20030 02629 8 A1	⊠	Flexible multiplexer/demultiplexer and method for transport of optical line data to a wide/metro area link	370/537
34	US 20020 19418 2 A1	⊠	Computer system	707/10

toward the final address of the interrupt handler. executing the instruction word 473 sequentially supplied instruction execution section 430 repeats the operation of cessing in accordance with the received instruction. An controller which has received the instruction executes procontroller 434" in accordance with the decoding result. The instruction execution controller 432 or the interrupt return instruction word 473 and supplies the instruction to the The instruction word decoder 431 decodes a received

the interrupt return controller 434". word decoder 431 supplies the interrupt return instruction to tions. In accordance with this determination, the instruction decoder 431 and determined as an interrupt return instruction fetch section 420 is decoded by the instruction word supplied to the instruction word decoder 431 by the instrucinterrupt return instruction read out from a memory 410 and break-interrupt return instruction 216. At this time, the to the break-interrupt is ended, the processor executes a When processing of the interrupt handler corresponding

section 420 and the register section 450 to perform processrupt return controller 434° controls the instruction fetch representing return from the break-interrupt state, the interthe value is "1". If the operand 102 has the value "1" received interrupt return instruction and determines whether rupt return controller 434' refers to the operand 102 of the When receiving the interrupt return instruction, the inter-

and sets the address value in the program counter 422. $_{35}$ the instruction address to the instruction fetch section 420, processor will return from the break-interrupt state, supplies register 455, an original instruction address 475 to which the controller 434' also reads out, from the break return address value in the present state register 457. The interrupt return 30 value of the break previous state register 458 and writes the First, the interrupt return controller 434' reads out the

handler corresponding to the normal interrupt. executes the remaining part of processing of the interrupt 45 interrupt state 202. The instruction execution section 430 returns from the break-interrupt state 204 to the normal the instruction execution section 430. Thus, the processor word register 423, and then supplies the instruction word to temporarily holds the instruction word in the instruction 40 corresponding to the normal interrupt from the memory 410, reads out the instruction word 472 of the interrupt handler the program counter 422, the instruction fetch controller 421 On the basis of an original instruction address 471 set in

as that of the interrupt control apparatus shown in FIG. 12. the normal state 201. The operation at this time is the same tion 212 and returns from the normal interrupt state 202 to 202, the processor executes a normal interrupt return instructo the normal interrupt is ended in the normal interrupt state When processing of the interrupt handler corresponding

458, and the factor of the break-interrupt is written in the break-interrupt is written in the break previous state register when a break-interrupt occurs, the processor state before the to the operation of the above-described fifth embodiment, As described above, in the eighth embodiment, in addition

processing corresponding to the break-interrupt factor can read-out instruction word in an instruction word register 65 returning from the break-interrupt, and appropriate interrupt previous processor state can be easily restored only in interrupt. In addition, even in a break-interrupt handler, the occur even within the interrupt inhibition period by a normal According to this construction, a break-interrupt can

be performed.

tion of the present invention. register 459 constitute the second information holding sec-455, a break previous state register 458, and a break factor of the present invention, and a break return address register register 454 constitute the first information holding section a normal previous state register 453, and a normal factor In this embodiment, a normal return address register 452,

present invention. constitutes the return operation specifying section of the "I". The operand 102 of the interrupt return instruction the interrupt return instruction for a break-interrupt is set to interrupt is set to "0", and the value of the operand 102 of operand 102 of the interrupt return instruction for a normal interrupt handler for a break-interrupt. The value of an either of an interrupt handler for a normal interrupt and an The interrupt return instruction is prepared at the end of

interrupt state 202-normal state 201. mal interrupt state 202-break-interrupt state 204-normal sor state transition shown in FIG. 7: normal state 201-nor-FIG. 16 will be described next by exemplifying the proces-The operation of the interrupt control apparatus shown in

shown in FIG. 6 is performed. same operation as that of the interrupt control apparatus normal interrupt state 202 due to a normal interrupt, the When the processor in the normal state 201 transits to the

When receiving the break-interrupt notification from the notification signal 487 from the breakpoint controller 433. instruction execution controller 432, or a break-interrupt 421, a break-interrupt notification signal 485 from the notification signal 478 from the instruction fetch controller 442 is notified of the break-interrupt by a break-interrupt detects a break-interrupt 215, a break-interrupt controller tion controller 432, or an interrupt return controller 434 and an instruction fetch controller 421, an instruction execu-When the processor is in the normal interrupt state 202,

420 and a register section 450 to perform processing as interrupt controller 442 controls an instruction fetch section controller 432, or the breakpoint controller 433, the breakinstruction fetch controller 421, the instruction execution

of the break-interrupt in the break factor register 459. 458. The break-interrupt controller 442 also writes the factor read-out processor state in the break previous state register interrupt from the present state register 457 and writes the cessor state (normal interrupt state) before the break-The break-interrupt controller 442 also reads out the proaddress value 489 in the break return address register 455. program counter 422 and writes the read-out instruction currently indicated instruction address value 489 from a First, the break-interrupt controller 442 reads out the

202 to the break-interrupt state 204. above, the processor transits from the normal interrupt state in the program counter 422. By processing as described the instruction fetch section 420 and sets the address value the interrupt handler corresponding to the break-interrupt to 55 interrupt controller 442 also supplies a start address 477 of sited in accordance with the break-interrupt. The breakpresent state register 457, the processor state that has tran-Next, the break-interrupt controller 442 writes, in the

an instruction word decoder 431. 423, and then supplies the read-out instruction word 473 to set in the program counter 422, temporarily holds the with the start address 477 of the interrupt handler, which is handler to the instruction fetch controller 421 in accordance state 204 reads out an instruction word 472 of the interrupt The processor which has transited to the break-interrupt 60 break factor register 459.

	Docum ent ID	ΰ	Title	Current
35	US 20020 19154 6 A1	⊠	Digital subscriber line access and network testing multiplexer	370/252
36	US 20020 17644 5 A1	☒	Radio communication arrangements	370/480
37	US 20020 15980 6 A1	☒	Printing data and picture data transferring method	400/61
38	US 20020 15909 2 A1	⊠	Method and apparatus for embodying documents	358/1.1 5
39	US 20020 15234 8 A1	⊠	Method of configuring electronic devices	710/313
40	US 20020 08784 6 A1	⊠	Reconfigurable processing system and method	712/229
41	US 20020 08768 7 A1	×	System resource availability manager	709/225
42	US 20020 . 04635 5 A1	Ø	Electronic device and its power control method	713/320
43	US 20020 03287 5 A1	×	Information processing apparatus and method	713/300
44	US 20020 03274 8 A1	☒	Communication apparatus detecting method	709/217
45	US 20020 00930 1 A1	×	Image formation apparatus and control method thereof	399/16
46	US 20020 00491 6 A1	⊠	Methods and apparatus for power control in a scalable array of processor elements	713/322
47	US 20020 00257 3 A1	×	Processor with reconfigurable arithmetic data path	708/501
48	US 20010 01873 3 A1	⊠	Array-type processor	712/16
49	US 20010 01409 6 A1	⊠	METHOD AND APPARATUS FOR MULTICAST OF ATM CELLS WHERE CONNECTIONS CAN BE DYNAMICALLY ADDED OR DROPPED	370/395
50	US 66973 72 B1	⊠	Local area network accessory for integrating USB connectivity in existing networks	370/402
51	US 66474 68 B1	⊠	Method and system for optimizing translation buffer recovery after a miss operation within a multi-processor environment	711/147
52	US 66432 60 B1		Method and apparatus for implementing a quality of service policy in a data communications network	370/235

Ninth Embodiment

The ninth embodiment of the present invention will be described next.

FIG. 17 is a block diagram showing the construction of an interrupt control apparatus according to the ninth embodiment. In FIG. 17, the same reference numerals as in FIG. 12 denote the same blocks as in FIG. 12, respectively, and a detailed description thereof will be omitted.

Referring to FIG. 17, reference numeral 341' denotes an 10 instruction word decoder; 435 denotes a normal interrupt return controller; and 436 denotes a break-interrupt return

The instruction word decodes 431' decodes an instruction word 473 supplied from an instruction fetch section 420, like 15 the instruction word decoder 431 shown in FIG. 12. When it is detected by decoding that the supplied instruction word 473 is an instruction word for generating a break-interrupt by a software breakpoint, the instruction word decoder 431' of this embodiment supplies a break-interrupt generation 20 this embodiment supplies a break-interrupt generation 120 this instruction to a breakpoint controller 433.

When the supplied instruction word 473 is an instruction word for returning the processor from a normal interrupt state, the instruction word decoder 431' supplies a normal interrupt return controller 435. When the supplied instruction world 473 is an instruction word for returning the processor from a break-interrupt state, the instruction word decoder 431' supplies a break-interrupt return instruction to the break-interrupt return instruction to the break-interrupt return instruction word 473 is an instruction word of another type, the instruction word decoder 431', supplies the decoded instruction word decoder 431', supplies the decoded instruction word decoder 431', supplies the decoded instruction to an instruction execution controller 432.

The normal interrupt return controller 435 executes a return operation from the normal interrupt state in accordance with the normal interrupt return instruction supplied from the instruction word decoder 431. The break-interrupt return controller 436 executes a return operation from the break-interrupt state in accordance with the break-interrupt return instruction supplied from the instruction word decoder 431.

More specifically, in the fifth embodiment shown in FIG. 13. It is specified in accordance with the value of the operand 102 in the interrupt return instruction shown in FIG. 13 interrupt state or break-interrupt state. In the ninth interrupt state or break-interrupt state. In the ninth from a normal interrupt state or break-interrupt state are used. In accordance with which teturn instruction is supplied to the instruction word decoder teturn operation is supplied to the instruction word decoder the return operation is supplied, and the processor operation information before the interrupt is restored. In this case, an operand 102 has an arbitrary value.

In this embodiment, a normal return address register 452, a normal previous state register 453, and a normal factor register 454 constitute the first information holding section of the present invention, and a break return address register 455 constitutes the second information holding section of the present invention.

In this embodiment as well, the interrupt return instruction is prepared at the end of each of an interrupt handler for a normal interrupt and an interrupt handler for a breakinterrupt. The instruction code 101 of an interrupt return instruction for a normal interrupt is constructed by a return

instruction from a normal interrupt, and the instruction code to an interrupt return instruction for a break-interrupt is constructed by a return instruction from a break-interrupt.

The two types of interrupt return instructions constitute the return operation specifying section of the present invention.

The operation specifying section of the present invention.

The operation of the interrupt control apparatus of this embodiment will be described next by exemplifying the processor state transition shown in FIG. 7: normal state processor state transition shown in FIG. 7: normal state and interrupt state state.

204—normal interrupt state 202—normal state 201. In this embodiment, when the processor transits to an interrupt state due to a normal interrupt or break-interrupt, the same operation as that of the interrupt control apparatus shown in FIG. 12 is performed.

Hence, only the return operation from a normal interrupt state said break-interrupt state, i.e., state transition: break-interrupt state 204->normal interrupt state 202->normal interrupt state 204->normal interrupt state 202->normal

when the processor is in the break-interrupt state 204, and when the processor is in the break-interrupt state 204, and processing by an interrupt handler corresponding to the break-interrupt is ended, the processor executes an interrupt return instruction 216 at the end of the interrupt handler. The instruction code 101 of the interrupt return instruction from the break-interrupt state. For this reason, the instruction from the break-interrupt state. For this reason, the instruction word decoder 431' decodes the interrupt return instruction to the break-interrupt return controller 436. When receiving the break-interrupt return instruction, to the break-interrupt return instruction to the break-interrupt return instruction to the break-interrupt return instruction to the break-interrupt return instruction, the break-interrupt return instruction for the break-interrupt return instr

processing as follows. First, the break-interrupt return controller 436 reads out, from the break return address register 455, an original instruction address 475 to which the processor will return from the break-interrupt state, supplies the instruction address to the instruction fetch section 420, and sets the address value in a program counter 422.

On the basis of an original instruction address 471 set in the program counter 422, an instruction field controller 421 reads out an instruction word 472 of the interrupt bandler corresponding to the normal interrupt from a memory 410, word register 423, and then supplies the instruction word to word register 423, and then supplies the instruction word to returns from the break-interrupt state 204 to the normal interrupt state 202. The instruction execution section 430 to the normal executes the maining part of processing of the interrupt executes the remaining part of processing of the interrupt executes the remaining part of processing of the interrupt

bandler corresponding to the normal interrupt.

When processing of the interrupt handler corresponding to the normal interrupt state to the normal interrupt is ended in the normal interrupt state.

202, the processor executes an interrupt return instruction code 212 at the end of the interrupt handler. The instruction code comes an interrupt return instruction executed at this time rupt state. For this reason, the instruction word decoder 431 decodes the interrupt return instruction and consequently education and consequently enormal interrupt return instruction to the normal interrupt return instruction to the normal interrupt return controller 435.

When receiving the normal interrupt return instruction, the normal interrupt return controller 435 controls the instruction fetch section 420 and register section 450 to start the normal interrupt return operation. For this normal interrupt return operation, the same operation as that of the interrupt control apparatus shown in FIG. 12 is performed, and the normal interrupt state 202 transits to the normal state and the normal interrupt state 202 transits to the normal state.

	Docum ent ID	σ	Title	Current OR
53	US 66289 99 B1	☒	Single-chip audio system volume control circuitry and methods	700/94
54	US 66183 60 B1	Ø	Method for testing data path of peripheral server devices	370/248
55	US 66041 36 B1	⊠	Application programming interfaces and methods enabling a host to interface with a network processor	709/223
56	US 66011 57 B1	⊠	Register addressing	711/219
57	US 65325 31 B1	⊠	Method frame storage using multiple memory circuits	712/202
58	US 65230 54 B1	Ø	Galois field arithmetic processor	708/492
59	US 64966 60 B2	⊠	Image formation apparatus with printer engine control which judges whether recording sheets can be fed	399/16
60	US 64938 31 B1	⊠	Timer circuits for a microcomputer	713/502
61	US 64461 90 B1	☒	Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor	712/24
62	US 64342 21 B1	⊠	Digital subscriber line access and network testing multiplexer	379/27. 01
63	US 64306 84 B1	⊠	Processor circuits, systems, and methods with efficient granularity shift and/or merge instruction(s)	712/300
64	US 64050 93 B1	⊠	Signal amplitude control circuitry and methods	700/94
65	US 63890 29 B1	⊠	Local area network incorporating universal serial bus protocol	370/402
66	US 63780 21 B1	⊠	Switch control method and apparatus in a system having a plurality of processors	710/317
67	US 63381 05 B1	⊠	Data transmission method and game system constructed by using the method	710/72
68	US 63246 03 B1	⊠	Data transmission system and game system using the same	710/72
69	US 63108 79 B1	⊠	Method and apparatus for multicast of ATM cells where connections can be dynamically added or dropped	370/397
70	US 62470 36 B1	Ø	Processor with reconfigurable arithmetic data path	708/603
71	US 62344 69 B1	×	Money processing apparatus and method	271/3.0 4
72	US 62267 58 B1	Ø	Sample rate conversion of non-audio AES data channels	713/600
73	US 62138 79 B1	Ø	Data transmission system and game system with game peripherals using same	463/36
74	US 61450 85 A	⊠	Method and apparatus for providing remote access to security features on a computer network	713/202
75	US 61311 52 A	⊠	Planar cache layout and instruction stream therefor	712/24

plied from a program counter 21 but also the condition code of a conditional instruction, which is read out from a condition register 51 in a register section 50, and an instruction word that is read out from an instruction register 22 and community being executed

currently being executed. FIG. 19 is a block diagram showing the construction of the determination section 100_{-0} as a representative of the determination sections 100_{-0} to 100_{-0} . Each of the remaining determination sections 100_{-1} to 100_{-n} has the same construction as in FIG. 19.

As shown in FIG. 19, the determination section 100₋₀ of this embodiment comprises a comparison section 101, a conditional instruction decoder 102, a condition determination section 103, and an AND circuit 104.

The comparison section 101 compares an instruction break address held in an address register 24a of the break point register 24_{.0} provided in accordance with the determination section 100_{.0} with a current execution address supplied from the program counter 21 and determines whether the two addresses match. When the two addresses match, the comparison section 101 outputs a determination signal having the value "1". When the two addresses do not match, the comparison section 101 outputs a determination match, the comparison section 101 outputs a determination match, the comparison section 101 outputs a determination

signal having the value "0". condition determination section 103 outputs a determination supplied instruction is not a conditional instruction, the $_{\rm 40}$ decoding by the conditional instruction decoder 102 that the signal having the value "0" is output. If it is found by output. If the condition is not satisfied, a determination satisfied, a determination signal having the value "1" is by the condition code of the conditional instruction is $_{35}$ condition register 51, is satisfied. If the condition designated the conditional instruction, which is supplied from the whether the condition designated by the condition code of 102, the condition determination section 103 determines which is supplied from the conditional instruction decoder $_{\rm 30}$. On the basis of the decoding result of the instruction word, detection result to the condition determination section 103. instruction is a conditional instruction, and supplies the 22 and currently being executed to detect whether the instruction word that is supplied from the instruction register The conditional instruction decoder 102 decodes the

The AND circuit 104 performs AND operation to the 45 value of a flag register 24b of the breakpoint register 24, provided in accordance with the determination section 100.0 the determination signal output from the comparison section 101 and related to the instruction break address, and the determination signal output from the condition determination signal output from the condition determination section 103 and related to the condition code, and outputs the AND operation result to an OR circuit 26 shown in FIG. 18.

According to this construction, in at least one entry of the determination 'sections 100.0 to 100., of the instruction break address and the current execution address match, the value of the flag register 24b is "1", and the condition of the conditional instruction is satisfied, the OR circuit 26 outputs an interrupt notification signal 67 to an interrupt control of section 40.

As described above, in the 10th embodiment, each of the determination sections 100₋₀ to 100_{-n} determines not only whether the instruction break generation conditions for the instruction break address and the flag value is satisfied but astrocher the condition of the conditional instruction is satisfied. Only when both conditions are satisfied, a breakinterrupt occurs.

As described above, in the ninth embodiment, a normal interrupt return instruction whose instruction code 101 means a return instruction from a normal interrupt state is prepared at the end of an interrupt bandler corresponding to a break-interrupt, and a break-interrupt, and a break-interrupt. In returning a break-interrupt, the return operation is specified in accortion an interrupt, the return operation is specified in accortion an interrupt.

According to this construction, even within the interrupt inchibition period immediately after interrupt processing by a normal interrupt and immediately before interrupt return, a break-interrupt can occur. In addition, the processor operation information before the interrupt can be restored with a 15 minimum hardware resource. Furthermore, using two types of instructions: a return instruction from a break-interrupt state, a statum instruction from a break-interrupt state, a statum instruction from a break-interrupt state, a statum instruction from a break-interrupt state, in a normal interrupt can be executed, the calculation time can be shortened, and even when a break-20 peration information before the break-interrupt occurs in a normal interrupt state, the processor interrupt occurs in a normal interrupt state, the processor interrupt occurs in a normal interrupt state, the processor operation information before the break-interrupt can be auterupt occurs in a normal interrupt state, the processor interrupt occurs in a normal interrupt can be executed.

In the ninth embodiment, only the break return address register 455 is provided as the second information holding section of the present invention. However, not only the break return address register 455 but also one or both of a break previous state register 458 and a break factor register 459 may be provided, like in the sixth to eighth embodiments shown in FIGS. 14 to 16.

In this case, when the processor transits to an interrupt state due to a normal interrupt or break-interrupt, the same operation as that of the interrupt control apparatuses shown in FIGS. 14 to 16 is performed As for the return operation from a normal interrupt state is executed by the normal interrupt return controller 435, and the return operation from a break-interrupt state is executed by the break-interrupt return controller 436. Control of the registers is the same as that in the interrupt control of the registers is the same as that in

The above embodiments can be applied to debug an interrupt handler corresponding to exceptional processing or corresponding to system call or supervisor call of an OS corresponding to system call or supervisor call of an OS (Operating System).

10th Embodiment

The 10th embodiment of the present invention will be described below with reference to drawings.

FIG. 18 is a block diagram showing the construction of a data processing system (processor) according to the 10th embodiment for implementing an instruction break scheme by a hardware mechanism.

In FIG. 18, the same reference numerals as in FIG. 3 denote the same functional parts as in FIG. 3, respectively, and a detailed description thereof will be omitted.

In the 10th embodiment, an instruction break detection section 23 has, in place of the determination sections 100_{-0} to 100_{-m} for performing determination processing different from that of the determination sections 25_{-0} to 25_{-m} .

These determination sections $100_{.0}$ to $100_{.n}$ receive not only instruction break addresses and flags held in breakpoint registers $24_{.0}$ to $24_{.n}$ prepared in units of determination sections $100_{.0}$ to $100_{.n}$ and current execution address supsections $100_{.0}$ to $100_{.n}$ and current execution address sup-

	Docum ent ID	ט	Title	Current OR
76	US 61227 48 A	☒	Control of computer system wake/sleep transitions	713/323
77	US 60989 15 A	⊠	Tape winding apparatus and tape winding method	242/527
78	US 60947 30 A	☒	Hardware-assisted firmware tracing method and apparatus	714/28
79	US 60852 75 A	☒	Data processing system and method thereof	710/316
80	US 60791 88 A	☒	Packaging container production equipment and packaging container production method	53/451
81	US 60677 78 A	☒	Packaging container production equipment and packaging container production method	53/451
82	US 60527 57 A	Ø	Content addressable memory FIFO with and without purging	711/108
83	US 60442 25 A	Ø	Multiple parallel digital data stream channel controller	710/52
84	US 60386 43 A	Ø	Stack management unit and method for a processor having a stack	711/132
85	US 60094 99 A	Ø	Pipelined stack caching circuit	711/132
86	US 60000 51 A	☒	Method and apparatus for high-speed interconnect testing	714/727
87	US 59997 37 A	⊠	Link time optimization via dead code elimination, code motion, code partitioning, code grouping, loop analysis with code motion, loop invariant analysis and active variable to register analysis	717/162
88	US 59864 26 A	Ø	Adaptive pulse width modulated motor control	318/599
89	US 59797 55 A	☒	Auto-changer	235/383
90	US 59744 91 A	Ø	High speed data transfer apparatus for duplexing system	710/106
91	US 59665 39 A	Ø	Link time optimization with translation to intermediate program and following optimization techniques including program analysis code motion live variable set generation order analysis, dead code elimination and load invariant analysis	717/156
92	US 59094 63 A	☒	Single-chip software configurable transceiver for asymmetric communication system	375/220
93	US 59037 18 A	×	Remote program monitor method and system using a system-under-test microcontroller for self-debug	714/38
94	US 58945 49 A	Ø	System and method for fault detection in microcontroller program memory	714/42
95	US 58927 38 A	⊠	Disk recording-playback device and disk loading or unloading method	369/30. 32
96	US 58782 74 A	Ø	Intelligent multi modal communications apparatus utilizing predetermined rules to choose optimal combinations of input and output formats	710/8
97	US 58623 98 A	⊠	Compiler generating swizzled instructions usable in a simplified cache layout	712/24

outputs an interrupt notification signal 67 to an interrupt tions forming the long instruction word, the OR circuit 26 instruction is satisfied for at least one of the short instrucregister 24b is "1", and the condition of the conditional 12 current execution address match, the value of the flag detection section 23, when the instruction break address and determination sections 100.0 to 100. of the instruction break According to this construction, in at least one entry of the AND operation result to an OR circuit 26 shown in FIG. 20. circuit 113 and related to the condition code, and outputs the address, and the determination signal output from the OR comparison section 101 and related to the instruction break section 100-0, the determination signal output from the register 24-0 provided in accordance with the determination operation to the value of a flag register 24b of a breakpoint sections IL2, to IL2, and outputs the OR operation result to the AND circuit 104 performs AND mination signals output from the condition determination The OR circuit 113 performs OR operation to the deter-

break-interrupt occurs. instruction word. Only when both conditions are satisfied, a satisfied for each of the short instructions forming the long also whether the condition of the conditional instruction is instruction break address and the flag value is satisfied but whether the instruction break generation condition for the determination sections 100,0 to 100, determines not only As described above, in the 11th embodiment, each of the

control section 40.

tional instructions, a break-interrupt can be inhibited. short instructions, or all the short instructions are uncondithe conditional instruction is not satisfied for none of the instructions, a break-interrupt occurs. When the condition of 35 conditional instruction is satisfied for any one of the short eration condition is satisfied, when the condition of the specifically, in a situation where the instruction break gencondition of the conditional instruction is satisfied. More interrupt can be controlled in accordance with whether the 30 instruction word include a conditional instruction, a break-Thus, when the short instructions forming the long

12th Embodiment

described next with reference to drawings. The 12th embodiment of the present invention will be

by a hardware mechanism. embodiment for implementing an instruction break scheme data processing system (processor) according to the 12th FIG. 22 is a block diagram showing the construction of a

22, the same reference numerals as in FIG. 20 denote the os according to the 11th embodiment shown in FIG. 20. In FIG. in FIG. 22 is also a VLIW type processor, like the processor The processor according to the 12th embodiment shown

specifying one of short instructions forming one long tion break address held in the address register 24a, thereby displacement register 24c is used together with the instruction is valid. The displacement information held in the register 24b indicating whether an instruction break operabreakpoint at which execution is to be stopped and a flag address register 24a for holding the target address of a long instruction word as a breakpoint target, in addition to an holding displacement information from the start portion of a 55 detection section 23 has a displacement register 24c for breakpoint registers 24.0 to 24.7 of an instruction break In the 12th embodiment shown in FIG. 22, each of same blocks as in FIG. 20, respectively.

the 12th embodiment has a construction shown in FIG. 23. Each of determination sections 120, to 120, according to

> unconditional instruction, a break-interrupt can be inhibited. instruction is not satisfied, or the supplied instruction is an interrupt occurs. When the condition of the conditional condition of the conditional instruction is satisfied, a breakinstruction break generation condition is satisfied, when the tion is satisfied. More specifically, in a situation where the dance with whether the condition of the conditional instrucinstruction, a break-interrupt can be controlled in accor-Thus, in debugging a program including a conditional

11th Embodiment

The 11th embodiment of the present invention will be

described next with reference to drawings.

embodiment for implementing an instruction break scheme data processing system (processor) according to the 11th FIG. 20 is a block diagram showing the construction of a

denote the same functional parts as in FIG. 18, respectively, In FIG. 20, the same reference numerals as in FIG. 18 by a hardware mechanism.

ment shown in FIG. 20 is applied to a VLIW (Very Long with one instruction has been described. The 11th embodiprocessor for executing one unit of processing in accordance In the 10th embodiment shown in FIG. 18, a scalar and a detailed description thereof will be omitted.

nous in parallel. ing operations by one instruction and executes those opera-Instruction Word) type processor which designates process-

description thereof will be omitted. the same blocks as in FIG. 19, respectively, and a detailed In FIG. 21, the same reference numerals as in FIG. 19 denote representative of the determination sections 100.0 to 100. the construction of the determination section 100, as a tion shown in FIG. 21. FIG. 21 is a block diagram showing of an instruction break detection section 23 has a construcinstructions. Each of determination sections 100-0 to 100fixed-length long instruction word formed from short register 27 of the 11th embodiment is designed to hold a More specifically, as shown in FIG. 20, an instruction

The conditional instruction decoder 111 has conditional tion section 112, an OR circuit 113, and an AVD circuit 104. conditional instruction decoder III, a condition determinathis embodiment comprises a comparison section 101, a As shown in FIG. 21, the determination section 100.00 of

27 and detect whether the instruction is a conditional each short instruction supplied from the instruction register instruction word held in the instruction register 27 to decode with short instructions IR#0 to IR#i forming the long instruction decoders III.0 and III, provided in accordance

LIZ., output determination signals each having the value "0". instructions, the condition determination sections ILZ.o to III. that the supplied instructions are not conditional 65 instruction word. decoding by the conditional instruction decoders III-0 to signal having the value "0" is output. If it is found by output. If the condition is not satisfied, a determination satisfied, a determination signal having the value "1" is satisfied. If the condition of the conditional instruction is tional instruction supplied from a condition register 51 is condition designated by the condition code of the condiconditional instruction decoders \mathbf{III}_{-0} and \mathbf{III}_{-n} whether the decoding result ,supplied from a corresponding one of the 112.0 to 112.4 determines, on the basis of the short instruction respectively. Each of the condition determination sections with the conditional instruction decoders III., and III., determination sections II2.0 to II2.i provided in accordance The condition determination section 112 has condition

	Docum ent ID	ט	Title	Curren OR
98	US 58482 55 A	×	Method and aparatus for increasing the number of instructions capable of being used in a parallel processor by providing programmable operation decorders	712/21
99	US 58417 66 A	⊠	Diversity-oriented channel allocation in a mobile communications system	370/32
100	US 58225 53 A	Ø	Multiple parallel digital data stream channel controller architecture	710/30
101	US 58165 27 A	⊠	Tape winding apparatus and tape winding method	242/52
102	US 58058 74 A	☒	Method and apparatus for performing a vector skip instruction in a data processor	712/22
103	US 57991 67 A	⊠	Instruction nullification system and method for a processor that executes instructions out of order	712/21
104	US 57970 43 A	☒	System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs	710/56
105	US 57940 82 A	☒	Electronic flash device with slave emission function	396/56
106	US 57846 49 A	☒	Multi-threaded FIFO pool buffer and bus transfer control system	710/52
107	US 57791 81 A	Ø	Tape winding apparatus and tape winding method	242/53 .6
.08	US 57713 63 A	⊠	Single-chip microcomputer having an expandable address area	712/20
L09	US 57548 05 A	⊠	Instruction in a data processing system utilizing extension bits and method therefor	712/20
110	US 57520 74 A	☒	Data processing system and method thereof	712/29
Liı	US 57457 21 A	Ø	Partitioned addressing apparatus for vector/scalar registers	712/20
L12	US 57427 86 A	×	Method and apparatus for storing vector data in multiple non-consecutive locations in a data processor using a mask value	711/2
L13	US 57403 78 A	Ø	Hot swap bus architecture	710/30
114	US 57375 86 A	⊠	Data processing system and method thereof	712/23
.15	US 57348 79 A	⊠	Saturation instruction in a data processor	712/2
116	US 57179 47 A	⊠	Data processing system and method thereof	712/3
.17	US 57064 88 A	×	Data processing system and method thereof	712/2
.18	US 57064 39 A	×	Method and system for matching packet size for efficient transmission over a serial bus	370/2
.19	US 56873 44 A	Ø	Single-chip microcomputer having an expandable address area	711/2
L20	US 56641 34 A	⊠	Data processor for performing a comparison instruction using selective enablement and wired boolean logic	712/24

tions forming a variable-length instruction word. executing one basic instruction or, in parallel, basic instruc-5 ment shown in FIG. 24 is applied to a parallel processor for long instruction word has been described. The 13th embodiparallelly executes short instructions forming a fixed-length ment shown in FIG. 20, a VLIW type processor which with one instruction has been described. In the 11th embodi-

as a representative of the determination sections 130, to showing the construction of the determination section 130. construction shown in FIG. 25. FIG. 25 is a block diagram 130, of an instruction break detection section 23 has a basic instructions. Each of determination sections 130.0 to 10 variable-length instruction word formed from one or more register 28 of the 13th embodiment is designed to hold a More specifically, as shown in FIG. 24, an instruction

detailed description thereof will be omitted. the same functional parts as in FIG. 21, respectively, and a In FIG. 25, the same reference numerals as in FIG. 21 denote circuit 132, an OR circuit 113, and another AND circuit 104. decoder III, a condition determination section II2, an AND valid instruction encoder 131, a conditional instruction this embodiment comprises a comparison section 101, a As shown in FIG. 25, the determination section 130.0 of

unexecuted instruction such as "nop" is stored at an unused register 27 always stores i short instructions IR#0 to IR#i (an instructions forming it is constant. Hence, the instruction instruction word has a fixed length, and the number of short In the VLIW type processor shown in FIG. 21, one long

40 variable-length instruction word. representing whether the basic instruction is at the end of a each basic instruction has, at its head portion, a one-bit flag from the left side (sequentially from IR#0 side). In this case, of basic instructions and <u>i</u> basic instructions at maximum Hence, the instruction register 28 stores an arbitrary number the number of basic instructions forming it is variable. stored in the instruction register 28 has a variable length, and 13th embodiment shown in FIG. 25, the instruction word To the contrary, in the parallel processor according to the

snoining portions. encoded signal having the value "0" is output for the instructions stored in the instruction register 28, and an from the IR#0 side in number, equal to the number of basic encoded signal having the value "1" is output sequentially 45 basic instructions stored in the instruction register 28. An basic instruction, thereby detecting the number of valid the flag information described at the head portion of each instructions stored in the instruction register 28 and refers to The valid instruction encoder 131 encodes the basic

o, the determination signal output from the comparison provided in accordance with the determination section 130. 65 value of a flag register 24b of a breakpoint register 24-0 104. The AMD circuit 104 performs AMD operation to the 132., and outputs the OR operation result to the AVD circuit output from the condition determination sections 132,0 to The OR circuit 113 performs OR operation to the signals 60 and outputs the AVD operation result to the OR circuit 113. basic instructions IR#0 to IR#i in the instruction register 28, valid instruction encoder 131 in accordance with each of the tions II2.0 to II2.4 and an encoded signal output from the The 13th embodiment of the present invention will be senting whether the condition of a conditional instruction performs AND operation to a determination signal repre-112., respectively. Each of the AND circuits 132.0 to 132. provided in accordance with determination sections II2. to The AMD circuit 132 includes AMD circuits 132.0 to 132.

> description thereof will be omitted. blocks as in FIGS. 19 and 21, respectively, and a detailed reference numerals as in FIGS. 19 and 21 denote the same mination sections 1200 to 120m. In FIG. 23, the same determination section 120_{-0} as a representative of the deter-FIG. 23 is a block diagram showing the construction of the

> tion section 103, an AND circuit 104, and a selector 121. conditional instruction decoder 102, a condition determinathis embodiment comprises a comparison section 101, a As shown in FIG. 23, the determination section 120.0

> decoding result to the condition determination section 103. instruction is a conditional instruction, and supplies the instruction selected by the selector 121 to detect whether the The conditional instruction decoder 102 decodes the short selectively output to the conditional instruction decoder 102. ment information from short instructions IR#0 to IR#i is whereby only a short instruction designated by the displacevided in accordance with the determination section 120-0 placement register 24c of the breakpoint register 24.0 procontrol signal, displacement information held in the dis-The selector 121 switches the selection state using, as a

control section 40. 26 outputs an interrupt notification signal 67 to an interrupt instructions forming the long instruction word, an OR circuit instruction is satisfied for a selected instruction of the short register 24b is "1", and the condition of the conditional current execution address match, the value of the flag detection section 23, when the instruction break address and determination sections 120_{-0} to 120_{-n} of the instruction break According to this construction, in at least one entry of the

interrupt occurs. word. Only when both conditions are satisfied, a breakeach of the short instructions forming the long instruction specified by the displacement information is satisfied for also whether the condition of the conditional instruction instruction break address and the flag value is satisfied but whether the instruction break generation condition for the determination sections 120,0 to 120,n determines not only As described above, in the 12th embodiment, each of the

can be inhibited. instruction is an unconditional instruction, a break-interrupt ditional instruction is not satisfied, or the specified short interrupt occurs. When the condition of the specified conspecified conditional instruction is satisfied, a breakeration condition is satisfied, when the condition of the specifically, in a situation where the instruction break gencondition of the conditional instruction is satisfied. More interrupt can be controlled in accordance with whether the long instruction word is a conditional instruction, a breakment information from the short instructions forming the Thus, when a specific instruction selected by the displace-

13th Embodiment

described next with reference to drawings.

by a hardware mechanism. embodiment for implementing an instruction break scheme data processing system (processor) according to the 13th FIG. 24 is a block diagram showing the construction of a

20, respectively, and a detailed description thereof will be and 20 denote the same functional parts as in FIGS. 18 and In FIG. 24, the same reference numerals as in FIGS. 18

processor for executing one unit of processing in accordance In the 10th embodiment shown in FIG. 18, a scalar

	Docum ent ID	υ	Title	Current OR
121	US 56597 06 A	⊠	Vector/scalar processor with simultaneous processing and instruction cache filling	711/125
122	US 56572 88 A	☒	Efficient addressing of large memories	365/230 .02
123	US 56524 21 A	☒	Method and apparatus for generating gift certificates	235/381
124	US 56405 24 A	☒	Method and apparatus for chaining vector instructions	712/222
125	US 56236 50 A	☒	Method of processing a sequence of conditional vector IF statements	712/234
126	US 56008 46 A	Ø	Data processing system and method thereof	712/5
127	US 55985 71 A	⊠	Data processor for conditionally modifying extension bits in response to data processing instruction execution	712/9
128	US 55985 47 A	Ø	Vector processor having functional unit paths of differing pipeline lengths	712/222
129	US 55922 57 A	×	Electronic flash device with slave emission function	396/171
130	US 55859 87 A	⊠	Camera system including electronic flash device with slave emission function	396/171
131	US 55726 89 A	☒	Data processing system and method thereof	712/200
132	US 55599 73 A	⊠	Data processing system and method thereof	712/241
133	US 55532 87 A	⊠	Methods and apparatus for dynamically using floating master interlock	709/201
134	US 55487 68 A	⊠	Data processing system and method thereof	712/200
135	US 55443 37 A	Ø	Vector processor having registers for control by vector resisters	712/4
136	US 55419 33 A	⋈	Auto-detection of DDS service and line rate	714/708
137	US 55375 62 A	·⊠	Data processing system and method thereof	712/234
138	US 55309 01 A	☒	Data Transmission processing system having DMA channels running cyclically to execute data transmission from host to memory and from memory to processing unit successively	710/28
139	US 55133 68 A	×	Computer I/O adapters for programmably varying states of peripheral devices without interfering with central processor operations	710/22
140	US 55005 14 A	⊠	Method and apparatus for generating gift certificates	235/381
141	US 54308 84 A	⊠	Scalar/vector processor	712/3
142	US 54267 44 A	⊠	Single chip microprocessor for satisfying requirement specification of users	712/228
143	US 53773 24 A	⊠	Exclusive shared storage control system in computer system	711/148

30

conditional instruction decoder 102, a condition determination section 103, an AND circuit 104, a first selector 121, a valid instruction encoder 131, a second selector 141, and another AND circuit 142.

The second selector 141 switches the selection state using, as a control signal, displacement information held in the displacement information register 24.0 provided in accordance with the determination section 140.0 whereby only an encoded signal designals output from the valid instruction encoded signal secondance with basic valid instruction encoder 131 in accordance with basic instructions encoder 131 in accordance with basic solutions 1840 to 1841 in an instruction register 28 is

selectively output to the AND circuit 142.

The AND circuit 142 performs AND operation to the condition determination section 103 for the conditional instruction determination section 103 for the conditional instruction selected by the first selector 121 on the basis of, the displacement the second selector 141 on the basis of the displacement information, and outputs the AND operation result to the AND circuit 104.

According to this construction, in at least one entry of the determination sections 140_{.0} to 140_{.0} to 140_{.0} to the instruction break detection sections 23, when the instruction break address and current execution address match, the value of the conditional register 24b is "1", and the condition of the basic instruction is satisfied for a selected instruction word, an instruction some forming the variable-length instruction word, an instruction section 40.

As described above, in the 14th embodiment, each of the determination sections 140.0 to 140., determines not only whether the instruction break generation condition for the instruction break address and flag value is satisfied but also by the displacement information is satisfied for each of the basic instructions forming the variable-length instruction word of the parallel processor. Only when both conditions were satisfied, a break-interrupt occurs.

Thus, when an instruction selected by the displacement information from the basic instructions forming the variable-length instruction word is a conditional instruction, a breakinterrupt can be controlled in accordance with whether the specifically, in a stituation where the instruction break generation condition is astisfied, when the condition of the specified to a breakinterrupt occurs. When the condition of the specified conditional instruction is satisfied, a breakinterrupt occurs. When the condition of the specified cominerrupt occurs when the specified basic instruction is an unconditional instruction, a break-interrupt can be inhibited.

15th Embodiment

The 15th embodiment of the present invention will be described next with reference to drawings.

FIG. 28 is a block diagram showing the construction of a data processing system (scalar processor) according to the 15th embodiment for implementing an instruction break so scheme by a hardware mechanism. In FIG. 28, the same reference numerals as in FIG. 18 denote the same functional parts as in FIG. 18, respectively, and a detailed description thereof will be omitted.

In the 15th embodiment shown in FIG. 28, each of 65 breakpoint registers 24.0 to 24., of an instruction break detection section 23 has a mode register 24d for holding mode information on an instruction break mode or condi-

section 101 and related to the instruction break address, and the determination signal output from the OR circuit 113 and related to the condition code, and outputs the AND operation result to an OR circuit 26 shown in FIG. 24.

According to this construction, in at least one entry of the determination sections 130_{.0} to 130_{.0} to the instruction break detection sections 23, when the instruction break address and current execution address match, the value of the flag instruction is satisfied for at least one of the basic instruction is satisfied for at least one of the basic instruction circuit 26 outputs an interrupt notification signal 67 to an interrupt control section 40.

As described above, in the 13th embodiment, each of the determination sections 130_{.0} to 130_{.n} determines not only whether the instruction break generation conditions for the instruction break address and the flag value is satisfied but also whether the condition of the conditional instruction is satisfied for each of the basic instructions forming the variable-length instruction word. Only when both conditions are satisfied, a break-interrupt occurs.

Thus, when the basic instructions forming the variable-length instruction word include a conditional instruction, a break-interrupt can be controlled in accordance with whether the condition of the conditional instruction is satisfied. More specifically, in a stitustion here the instruction break generation condition is satisfied, when the conditional instruction is satisfied for any one of the basic instructions, a break-interrupt occurs. When the condition of the conditional instruction is not satisfied for none dition of the conditional instructions, as the absolute of the conditional instructions, as the satisfied for none of the conditional instructions, as break-interrupt occurs. When the condition of the conditional instructions, a break-interrupt can be inhiboted.

14th Embodiment

The 14th embodiment of the present invention will be described next with reference to drawings.

FIG. 26 is a block diagram showing the construction of a data processing system (processor) according to the 14th embodiment for implementing an instruction break scheme by a bardware mechanism.

The processor according to the 14th embodiment shown in FIG. 26 is also a parallel processor, like the processor according to the 13th embodiment shown in FIG. 24. In FIG. 26, the same reference numerals as in FIG. 24 denote the same blocks as in FIG. 24, respectively.

In the 14th embodiment shown in FIG. 26, each of breakpoint registers 24₄₀ to 24₄, of an instruction break detection acction 23 has an address register 246, at 182 register 246, and a displacement register 24c, like in the 12th register 24c, like in the 12th register 24c, like in the 12th beld in the displacement register 24c is used together with beld in the displacement register 24c is used together with the instruction break address held in the address register 24a, so thereby specifying one of basic instructions forming one wariable-length instruction word.

Each of determination sections 140, to 140, a seconding to the 14th embodiment has a construction shown in FIG. 27. FIG. 27 is a block diagram showing the construction of the determination sections 140, as a representative of the determination sections 140, to 140, in FIG. 27, the same reference numerals as in FIGS. 23 and 25 denote the same blocks as in FIGS. 23 and 25, respectively, and a detailed description thereof will be Omitted.

As shown in FIG. 27, the determination section 140_{-0} of this embodiment comprises a comparison section 101, a

	Docum ent ID	υ	Title	Current OR
144	US 53316 67 A	Ø	Telephone exchange apparatus with communication line clocking	375/356
145	US 53274 28 A	☒	Collision-free insertion and removal of circuit-switched channels in a packet-switched transmission structure	370/353
146	US 52972 62 A	Ø	Methods and apparatus for dynamically managing input/output (I/O) connectivity	710/36
147	US 52972 39 A	Ø	Compile type knowledge processing tool, a high-speed inference method therefor and a system using the tool	706/59
148	US 52911 97 A	⊠	One-chip data processor with built-in A/D converter for automatically repeating A/D conversions without instructions from a CPU	341/141
149	US 52805 93 A	☒	Computer system permitting switching between architected and interpretation instructions in a pipeline by enabling pipeline drain	712/208
150	US 52737 19 A	Ø	Urine treating device	422/122
151	US 52630 20 A	☒	Echo canceller	370/289
152	US 52261 64 A	×	Millicode register management and pipeline reset	712/209
153	US 51896 36 A	Ø	Dual mode combining circuitry	708/706
154	US 51493 99 A	×	Liquid evaporator	159/22
155	US 51214 24 A	⊠	Telephone system and speech level adjusting method therefor	379/165
156	US 50479 75 A	☒	Dual mode adder circuitry with overflow detection and substitution enabled for a particular mode	708/706
157	US 50438 95 A	⊠	Method of controlling gear changing operation in automatic transmission	701/66
158	US 50141 93 A	⊠	Dynamically configurable portable computer system	710/10
159	US 49707 18 A	☒	Apparatus for supplying channel-control signals and maintenance signals in a serial data concentrator system	370/434
160	US 49167 38 A	⊠	Remote access terminal security	713/159
161	US 49032 96 A	☒	Implementing a shared higher level of privilege on personal computers for copy protection of software	705/56
162	US 48811 94 A	⊠	Stored-program controller for equalizing conditional branch delays	712/233
163	US 48418 28 A	⊠	Electronic musical instrument with digital filter	84/601
164	US 48356 07 A	⊠	Method and apparatus for expanding compressed video data	348/390 .1
165	US 48274 33 A	⊠	Processing device for changing magnification of image data	345/668
166	US 48232 01 A	×	Processor for expanding a compressed video signal	375/240 .08

a break-interrupt can be controlled in accordance with whether the instruction break generation condition and the conditions when the instruction break mode is designated, a addition, when the instruction break mode is designated, a break-interrupt can be controlled in accordance with whether the instruction break generation condition is satisfied regardless of whether the condition of the conditional instruction is satisfied.

In the 15th embodiment, an construction in which the mode register 24d is added to the scalar processor described in the 10th embodiment, and accordingly, the two AND circuits 151 and 152 and the OR circuit 153 are provided in the determination sections 150,0 to 150,4 has been described. These components may be added to the VLIW type processor and parallel processor described in the 11th to 14th embodiments.

In this case, the determination sections have constructions shown in FIGS. 30 to 33, respectively. In FIGS. 30 to 33, the same reference numerals as in FIGS. 21, 23, 25, 27, and 29 denote respectively the same parts as in FIGS. 21, 23, 25, 27, and 29, which perform the same operations as described above, and a detailed description thereof will be omitted.

16th Embodiment

The 16th embodiment of the present invention will be

described next with reference to drawings.

FIG. 34 is a block diagram showing the construction of a data processing system (scalar processor) according to the loth embodiment for implementing an instruction break scheme by a hardware mechanism. In FIG. 34, the same reference numerals as in FIG. 18 denote the same functional parts as in FIG. 18, respectively, and a detailed description thereof will be omitted.

The 16th embodiment shown in FIG. 34 is different from the 10th embodiment shown in FIG. 18 in the construction of each of determination sections of an instruction heak detection section 23. Each of determination sections 160,0 to 160,0 of this embodiment has a construction shown in FIG. 35. FIG. 35 is a block diagram showing the construction of the determination section 160,0 as a representative of the net determination sections 160,0 to 160,0. In FIG. 35, the same reference numerals as in FIG. 19 denote the same blocks as in FIG. 19, respectively, and a detailed description thereof will be omitted.

As shown in FIG. 35, the determination section 160₋₀ of this embodiment comprises a comparison section 101, a conditional instruction decoder 102, a condition determination section 103, an AND circuit 104, an unconditional instruction decoder 161, and an OR circuit 162.

on The unconditional instruction decoder 161 decodes an instruction word that is supplied from an instruction register and currently being executed to detect whether the instruction word is an unconditional instruction and supplies the decoding result to the OR circuit 162. When the supplied the decoding result to the OR circuit 162. When the supplied instruction word is an unconditional instruction, the unconditional instruction decoder 161 output a signal having the dialone "I".

On the basis of the decoding result from the conditional instruction decoder 102, which represents whether the on instruction is a conditional instruction, the condition determines whether the condition designated by the condition code of the conditional instruction, which is supplied from a condition tegister 51, is satisfied, and supplies the determination ton register 51, is satisfied, and supplies the determination on register 51, is satisfied, and supplies the determination ton register 51, is satisfied, and supplies the determination on register 51, is satisfied, and supplies the determination ton register 51, is satisfied, and supplies the determination to register 51, is satisfied.

The OR circuit 162 performs OR operation to the condition detertion determination signal obtained by the condition deter-

tional instruction break mode, in addition to an address register 24a for bolding the target address of a breakpoint at which execution is to be stopped and a flag register 24b. The mode register 24d having the value "0" means an instruction break mode, and the mode register 24d having the value "1" means a conditional instruction break mode. In the instruction break mode, and the mode register 24d having the value "1" means a conditional instruction break mode.

generation condition held by the address register 24a and the flag register 24b are satisfied, a break-interrupt occurs. In the conditional instruction break mode, a break-interrupt occurs when not only the instruction break, generation conditions but also the condition of a conditional instruction is satisfied, as described in the 10th embodiment.

Each of determination sections 150,0 to 150, a seconding to the 15th embodiment has a construction shown in FIG. 29. FIG. 29 is a block diagram showing the construction of the determination section 150,0 to 150,1 ln FIG. 29, the same reference numerals as in FIG. 19 denote the same blocks as in FIG. 19, respectively, and a detailed description thereof will be omitted.

As shown in FIG. 29, the determination section 150₋₀ of this embodiment comprises a comparison section 101, a conditional instruction decoder 102, a condition determination section 103, two AND circuits 151 and 152, and an OR circuit 153.

One AMD circuit 151 performs AMD operation to a determination signal output from the comparison section 101 and related to an instruction break address, a determination signal output from the condition determination secregister 24 $_{\rm c}$ 0 provided in segister 24 $_{\rm c}$ 0 provided in accordance with the determination section 150 $_{\rm c}$ 0, and the accordance with the determination section 150 $_{\rm c}$ 0, and the operation regulater 24 $_{\rm c}$ 0 provided in accordance with the determination section 150 $_{\rm c}$ 0, and the accordance with the determination section 150 $_{\rm c}$ 0, and the determination of the mode register 24 $_{\rm c}$ 0, and other accordance with the determination acction 150 $_{\rm c}$ 0, and the determination of the mode register 24 $_{\rm c}$ 0, and outputs the AMD operation result to the OR circuit 153.

The other AMD circuit 152 performs AMD operation to the determination signal output from the comparison section 101 and related to an instruction break address, the value of the flag register 24b of the breakpoint register 24.0 provided in accordance with the determination section 150.0, and a value obtained by inverting the value of the mode register 24d, and outputs the AMD operation result to the OR circuit 153 performs OR operation to the 153. The OR circuit 153 performs OR operation to the output from the two AMD circuits 151 and 152, and outputs the OR operation result to an OR circuit 26 shown in FIG. 28.

According to this construction, in a situation where the conditional instruction break mode is designated by mode information stored in the mode register 24d, in at least one entry of the determination sections 150_0 to 150_m of the instruction break detection section 23, when the instruction break address and current execution address match, the value of the flag register 24b is "I", and the condition of the conditional instruction is satisfied, the OR circuit 26 outputs an interrupt notification signal 67 to an interrupt control section 40.

On the other hand, in a situation where the instruction break mode is designated by mode information stored in the mode register 24d, in at 129 least one entry of the determination sections 150_{.0} to 150_{.n} of the instruction break address and detection section 23, when the instruction break address and current execution address match, and the value of the flag register 24b is "1", the OR circuit 26 outputs the interrupt notification signal 67 to the interrupt $\frac{1}{2}$

As described above, according to the 15th embodiment, when the conditional instruction break mode is designated,

	Docum ent ID	ซ	Title	Current OR
167	US 48171 40 A	⊠	Software protection system using a single-key cryptosystem, a hardware-based authorization system and a secure coprocessor	705/55
168	US 48169 13 A	⊠	Pixel interpolation circuitry as for a video signal processor	375/240 .08
169	US 47665 90 A	⋈	Loop transmission system having plural stations connected in a variable order	370/407
170	US 47665 66 A	⊠	Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processing	712/23
171	US 47605 18 A	Ø	Bi-directional databus system for supporting superposition of vector and scalar operations in a computer	710/107
172	US 47501 03 A	☒	System and method for detecting and controlling knocking in an internal combustion engine	701/111
173	US 46866 38 A	☒	Leakage inspection method with object type compensation	702/51
174	US 46821 44 A	⊠	Light transmission system for trains	246/166 .1
175	US 46619 74 A	Ø	Automatic route selection of a private telephone network path on the basis of a public telephone network number	379/198
176	US 46574 43 A	⊠	Arrangement for supervising synchronous displacement of the pistons of two cylinder-and-piston units	405/302
177	US 46566 58 A	Ø	Network routing arrangement	379/221 .06
178	US 46444 93 A	⊠	Implementing a shared higher level of privilege on personal computers for copy protection of software	705/56
179	US 46430 48 A	⊠	Method of controlling automatic transmission in accordance with determination of optimum gear ratio	477 /124
180	US 46313 64 A	⊠	Communication system having dynamically assigned station set buttons	379/164
181	US 45480 92 A	⊠	Bicycle gear shift unit	74/473. 14
182	US 45049 61 A	☒	Plural-sheet detector	377/8
183	US 44962 27 A	⊠	Photographic operation control circuit for camera	396/292
184	US 44866 26 A	Ø	Method of and system for limiting access to a group of telephone trunks	379/196
185	US 44685 28 A	⊠	Methods and apparatus for providing enhanced announcements in a telephone system	379/84
186	US 44478 73 A	⊠	Input-output buffers for a digital signal processing system	710/53
187	US 44477 86 A	Ø	Waveform synthesizer and motor controller	318/811
188	US 44157 73 A	⊠	Methods of establishing a switching connection within a switching system	379/287
189	US 44007 73 A	Ø	Independent handling of I/O interrupt requests and associated status information transfers	710/19

thereof will be omitted. FIGS. 28 and 34, respectively, and a detailed description as in FIGS. 28 and 34 denote the same functional parts as in

description thereof will be omitted. blocks as in FIGS. 29 and 35, respectively, and a detailed reference numerals as in FIGS. 29 and 35 denote the same mination sections 170, to 170, In FIG. 40, the same determination section 170.0 as a representative of the deterthe signal output from the OR circuit 162, and outputs the 10 41 is a block diagram showing the construction of the this embodiment has a construction shown in FIG. 41. FIG. section 23. Each of determination sections 170.0 to 170.4 of determination sections of an instruction break detection ment shown in FIG. 34 in the construction of each of the 15th embodiment shown in FIG. 28 an the 16th embodi-The 17th embodiment shown in FIG. 40 is different from

mother OR circuit 162. circuit 153, an unconditional instruction decoder 161, and tion section 103, two AND circuits 151 and 152, an OR conditional instruction decoder 102, a condition determinathis embodiment comprises a comparison section 101, a As shown in FIG. 41, the determination section 170.0 of

30 value "I". ditional instruction decoder 161 output a signal having the instruction word is an unconditional instruction, the unconthe decoding result to the OR circuit 162. When the supplied instruction word is an unconditional instruction and supplies 22 and currently being executed to detect whether the instruction word that is supplied from an instruction register The unconditional instruction decoder 161 decodes an

signal to the OR circuit 162. tion register 51, is satisfied, and supplies the determination the conditional instruction, which is supplied from a condiwhether the condition designated by the condition code of mination section 103 of this embodiment determines instruction is a conditional instruction, the condition deterinstruction decoder 102, which represents whether the On the basis of the decoding result from the conditional

OR operation result to one AVD circuit L5L. the unconditional instruction decoder 161, and outputs the unconditional instruction determination signal obtained by mination section 103 for the conditional instruction and the tion determination signal obtained by the condition deter-The OR circuit 162 performs OR operation to the condi-

24d, and outputs the AMD operation result to the OR circuit 50 determination section 170.0, and the value of a mode register a breakpoint register 24.0 provided in accordance with the instruction break address, the value of a flag register 24b of output from the comparison section 101 and related to an output from the OR circuit 162, a determination signal The AVD circuit 151 performs AVD operation to a signal

in FIG. 40. outputs the OR operation result to an OR circuit 26 shown signals output from the two AVD circuits 151 and 152, and 60 153. The OR circuit 153 performs OR operation to the 24d, and outputs the AND operation result to the OR circuit value obtained by inverting the value of the mode register in accordance with the determination section 170_{-0} , and a the flag register 24b of the breakpoint register 24-0 provided 55 101 and related to an instruction break address, the value of the determination signal output from the comparison section The other AVD circuit 152 performs AVD operation to

tion word stored in the instruction register 22 is a conditional information stored in the mode register 24d, and the instruc-65 conditional instruction break mode is designated by mode According to this construction, in a situation where the

> the OR operation result to the AND circuit 104. by the unconditional instruction decoder 161, and outputs the unconditional instruction determination signal obtained mination section 103 for the 132 conditional instruction and

The AND circuit 104 performs AND operation to the

According to this construction, in a case wherein the AVD operation result to an OR circuit 26 shown in FIG. 34. section 101 and related to the instruction break address, and o, the determination signal output from the comparison provided in accordance with the determination section 160. value of a flag register 24b of a breakpoint register 240

notification signal 67 to an interrupt control section 40. instruction is satisfied, the OR circuit 26 outputs an interrupt register 24b is "1", and the condition of the conditional current execution address match, the value of the flag detection section 23, when the instruction break address and nation sections 160-0 to 160-n of the instruction break conditional instruction, in at least one entry of the determiinstruction word stored in the instruction register 22 is a

tion signal 67 to the interrupt control section 40. 24b is "1", the OR circuit 26 outputs the interrupt notificaexecution address match, and the value of the flag register one entry, when the instruction break address and current instruction, and the condition is satisfied. Hence, in at least the case wherein the instruction word is a conditional OR circuit 162 outputs a signal having the value "1", like in instruction register 22 is an unconditional instruction, the On the other hand, when the instruction word stored in the

condition is satisfied. accordance with whether the instruction break generation ditional instruction, a break-interrupt can be controlled in satisfied. When the supplied instruction word is an uncontion and the condition of the conditional instruction are $_{35}$ dance with whether the instruction break generation condiinstruction, a break-interrupt can be controlled in accorwhen the supplied instruction word is a conditional As described above, according to the 16th embodiment,

in the 11th to 14th embodiments. to the VLIW type processor and parallel processor described 45 160, has been described. These components may be added are added in each of the determination sections 160.0 to unconditional instruction decoder 161 and OR circuit 162 scalar processor described in the 10th embodiment, the In the 16th embodiment, an construction in which, for the 40

shown in FIGS. 36 to 39, respectively. In this case, the determination sections have constructions

apparent without a detailed description of FIGS. 36 to 39. component without this symbol, and its operation will be a symbol "" has the same function as that of a corresponding same operations as described above. Each component with parts as in FIGS. 21, 23, 25, 27, and 35, which perform the FIGS. 21, 23, 25, 27, and 35 denote respectively the same In FIGS. 36 to 39, the same reference numerals as in

17th Embodiment

described next with reterence to drawings. The 17th embodiment of the present invention will be

embodiment shown in FIG. 40, the same reference numerals embodiment shown in FIG. 34 are combined. In the 17th the 15th embodiment shown in FIG. 28 and the 16th scheme by a hardware mechanism. In the 17th embodiment, 17th embodiment for implementing an instruction break data processing system (scalar processor) according to the FIG. 40 is a block diagram showing the construction of a

	Docum ent ID	U	Title	Current OR
190	US 43995 32 A		Methods of and systems for monitoring a first call connection while effecting the establishment of a second call connection	370/262
191	US 43932 69 A	⊠	Method and apparatus incorporating a one-way sequence for transaction and identity verification	705/75
192	US 42848 49 A	⊠	Monitoring and signalling system	379/38
193	US 42739 61 A	⊠	Apparatus for communicating with processing apparatus over a telephone network	379/40
194	US 42595 48 A	⊠	Apparatus for monitoring and signalling system	379/38
195	US 41677 81 A	⊠	Microprocessor system having a single central processing unit shared by a plurality of subsystems each having a memory	717/127
196	US 41662 89 A	×	Storage controller for a digital signal processing system	710/33
197	US 41248 91 A	⊠	Memory access system	711/100
198	US 41172 78 A	⊠	Service observing terminal	379/32. 01
199	US 40992 34 A	⊠	Input/output processing system utilizing locked processors	714/11
200	US 40842 36 A		Error detection and correction capability for a memory system	711/118

0⊅

18th Embodiment

described next with reference to drawings. The 18th embodiment of the present invention will be

mented by the function of software. condition of a conditional instruction is satisfied is imple-18th to 22nd embodiments to be described below, an satisfied is implemented by a hardware mechanism. In the condition and the condition of a conditional instruction are described in which whether the instruction break generation In the 10th to 17th embodiments, an example has been

instruction break generation condition is satisfied. ing on the basis of these pieces of information whether the valid, and determination sections 25-n to 25-n for determin-In addition, in a situation where the instruction break 20 information on whether the instruction break operation is tor holding the target address of a breakpoint and flag hardware mechanism using breakpoint registers 24.0 to 24. break generation condition is satisfied is determined by a FIG. 3. As is apparent from this, whether the instruction 15 the instruction break scheme is the same as that shown in of a data processing system (processor) for implementing In the 18th to 21st embodiments, the overall construction

AMD circuit 104. this embodiment comprises a comparison section 101 and As shown in FIG. 46, the determination section 25.0 of FIG. 19 denote the same blocks as in FIG. 19, respectively. to 25., In FIG. 46, the same reference numerals as in section 25.0 as a representative of the determination sections diagram showing the construction of the determination execution address match, and the value of the flag register 25 has a construction shown in FIG. 46. FIG. 46 is a block In this case, each of the determination sections 25_0 to 25_

ing the value "0". comparison section 101 outputs a determination signal having the value "1". When the two addresses do not match, the comparison section 101 outputs a determination signal havthe two addresses match. When the two addresses match, the supplied from a program counter 21 and determines whether mination section 25_0 with a current execution address point register 24.0 provided in accordance with the deterbreak address held in an address register 24a of the break-The comparison section 101 compares an instruction

ш НС. 3. outputs the AND operation result to an OR circuit 26 shown section 101 and related to the instruction break address and and the determination signal output from the comparison provided in accordance with the determination section 25-0 satisfied. Also, even when the supplied instruction word is 4s value of a flag register 24b of the breakpoint register 240 The AND circuit 104 performs AND operation to the

notification signal 67 to an interrupt control section 40. register 246 is "1", the OR circuit 26 outputs an interrupt current execution address match, and the value of the flag detection section 23, when the instruction break address and determination sections 25.0 to 25.7 of an instruction break According to this construction, in at least one entry of the

determination, which is stored in a memory 10 and started by an interrupt handler as a program for condition dition of the conditional instruction is satisfied is determined $_{60}\,$ of the conditional instruction is satisfied. Whether the concondition is satisfied and does not includes that the condition ment represents only that the instruction break generation The interrupt notification signal 67 output in this embodi-

section 40 reads out an instruction address 73 at the time of tion signal 67 from the OR circuit 26, the interrupt control More specifically, when receiving the interrupt notificaas the interrupt notification signal 67 is received.

> interrupt control section 40. OR circuit 26 outputs an interrupt notification signal 67 to an the condition of the conditional instruction is satisfied, the address match, the value of the flag register 24b is "1", and when the instruction break address and current execution 170_{-0} to 170_{-1} of the instruction break detection section 23, instruction, in at least one entry of the determination sections

control section 40. outputs the interrupt notification signal 67 to the interrupt value of the flag register 24b is "1", the OR circuit 26 break address and current execution address match, and the instruction break detection section 23, when the instruction entry of the determination sections 170-0 to 170-n of the tion register 22 is an unconditional instruction, in at least one register 24d, and the instruction word stored in the instrucmode is designated by mode information stored in the mode 10 example will be described in which whether at least the In a situation where the conditional instruction break

tion signal 67 to the interrupt control section 40. 24b is "1", the OR circuit 26 outputs the interrupt notificasection 23, when the instruction break address and current sections 170-0 to 170-7 of the instruction break detection register 24d, in at least one entry of the determination mode is designated by mode information stored in the mode

condition is satisfied. accordance with whether the instruction break generation the condition of the conditional instruction is satisfied and in a break-interrupt can be controlled independently of whether 35 Additionally, when the instruction break mode is designated, condition of the conditional instruction are satisfied. whether the instruction break generation condition and the a break-interrupt can be controlled in accordance with when the conditional instruction break mode is designated, As described above, according to the 17th embodiment,

generation condition is satisfied. trolled in accordance with whether the instruction break an unconditional instruction, a break-interrupt can be concondition and the condition of the conditional instruction are in accordance with whether the instruction break generation conditional instruction, a break-interrupt can be controlled mode is designated, and the supplied instruction word is a Furthermore, when the conditional instruction break

empoqiments. sor and parallel processor described in the 11th to 14th These components may be added to the VLIW type procesdetermination sections 170_{-0} to 170_{-n} has been described. decoder 161, and the OR circuit 162 are added in each of the 152, the OR circuit 153, the unconditional instruction in the 10th embodiment, and the two AND circuit 151 and mode register 24d is added to the scalar processor described In the 17th embodiment, an construction in which the

detailed description of FIGS, 42 to 45. this symbol, and its operation will be apparent without a same function as that of a corresponding component without described above. Each component with a symbol "" has the 27, 35, and 41, which perform the same operations as 41 denote respectively the same parts as in FIGS. 21, 23, 25, same reference numerals as in FIGS. 21, 23, 25, 27, 35, and shown in FIGS. 42 to 45, respectively. In FIGS. 42 to 45, the In this case, the determination sections have constructions